{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:13:37Z","timestamp":1763468017039},"reference-count":40,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/hpca.2011.5749728","type":"proceedings-article","created":{"date-parts":[[2011,4,18]],"date-time":"2011-04-18T13:49:44Z","timestamp":1303134584000},"page":"193-204","source":"Crossref","is-referenced-by-count":26,"title":["Fast thread migration via cache working set prediction"],"prefix":"10.1109","author":[{"given":"Jeffery A.","family":"Brown","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leo","family":"Porter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dean M.","family":"Tullsen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"172","article-title":"Understanding the backward slices of performance degrading instructions","author":"zilles","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.8"},{"key":"ref33","first-page":"24","article-title":"CMP memory modeling: How much does accuracy matter?","author":"srinivasan","year":"2009","journal-title":"Workshop on Modeling Benchmarking and Simulation"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1145\/223982.224451","article-title":"Multiscalar processors","author":"sohi","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref31","first-page":"42","article-title":"Predictor-directed stream buffers","author":"sherwood","year":"2000","journal-title":"Proceedings of the 33rd International Symposium on Microarchitecture"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"ref37","first-page":"819","article-title":"Simulation and modeling of a simultaneous multithreading processor","author":"tullsen","year":"1996","journal-title":"22nd International Computer Measurement Group Conference"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816020"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1531793.1531801"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650541"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176239"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937426"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937427"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639271"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650559"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291020"},{"journal-title":"Intel White Paper","article-title":"Intel. First the tick, now the tock: Next generation Intel microarchitecture (Nehalem)","year":"2008","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134547"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1806596.1806648"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1109\/MICRO.2003.1253185","article-title":"Single-ISA heterogeneous multi-core architectures: The potential for processor power reduction","author":"kumar","year":"2003","journal-title":"36th International Symposium on Microarchitecture"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310764"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291034"},{"key":"ref4","first-page":"35","article-title":"Speculative precomputation on chip multiprocessors","author":"brown","year":"2002","journal-title":"Proc Workshop Multithreaded Execution Architecture and Compilation"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065043"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1375527.1375541"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347897"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995710"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168893"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346298"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765950"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379251"},{"key":"ref9","first-page":"266","article-title":"The common case transactional behavior of multithreaded programs","author":"chung","year":"2006","journal-title":"11th International Symposium on High-Performance Computer Architecture"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"298","DOI":"10.1145\/1080695.1069995","article-title":"Mitigating Amdahl's Law through EPI throttling","author":"annavaram","year":"2005","journal-title":"32nd International Symposium on Computer Architecture"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379259"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.47"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995698"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288164"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183532"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.37"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/800015.808204"}],"event":{"name":"2011 IEEE 17th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2011,2,12]]},"location":"San Antonio, TX, USA","end":{"date-parts":[[2011,2,16]]}},"container-title":["2011 IEEE 17th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5743111\/5749710\/05749728.pdf?arnumber=5749728","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,6]],"date-time":"2023-06-06T10:41:03Z","timestamp":1686048063000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5749728\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":40,"URL":"https:\/\/doi.org\/10.1109\/hpca.2011.5749728","relation":{},"subject":[],"published":{"date-parts":[[2011,2]]}}}