{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:01:16Z","timestamp":1761580876338},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/hpca.2011.5749733","type":"proceedings-article","created":{"date-parts":[[2011,4,18]],"date-time":"2011-04-18T09:49:44Z","timestamp":1303120184000},"page":"243-253","source":"Crossref","is-referenced-by-count":22,"title":["NUcache: An efficient multicore cache organization based on Next-Use distance"],"prefix":"10.1109","author":[{"given":"R","family":"Manikantan","sequence":"first","affiliation":[]},{"given":"Kaushik","family":"Rajan","sequence":"additional","affiliation":[]},{"given":"R","family":"Govindarajan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601909"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771793"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281683"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAMOS.2009.5289241"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.5"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"ref17","article-title":"The v-way cache: Demand based associativity via global replacement","author":"qureshi","year":"2005","journal-title":"ISCA"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.25"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555801"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669164"},{"key":"ref3","article-title":"Cooperative caching for chip multiprocessors","author":"chang","year":"2006","journal-title":"ISCA"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1140277.1140304"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454145"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.17"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.42"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.7"},{"key":"ref22","article-title":"Modified lru policies for improving second-level cache behavior","author":"wong","year":"2000","journal-title":"HPCA"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476816"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346187"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555778"}],"event":{"name":"2011 IEEE 17th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2011,2,12]]},"location":"San Antonio, TX, USA","end":{"date-parts":[[2011,2,16]]}},"container-title":["2011 IEEE 17th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5743111\/5749710\/05749733.pdf?arnumber=5749733","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T08:14:13Z","timestamp":1490084053000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5749733\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/hpca.2011.5749733","relation":{},"subject":[],"published":{"date-parts":[[2011,2]]}}}