{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:51:08Z","timestamp":1729673468385,"version":"3.28.0"},"reference-count":43,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/hpca.2011.5749744","type":"proceedings-article","created":{"date-parts":[[2011,4,18]],"date-time":"2011-04-18T13:49:44Z","timestamp":1303134584000},"page":"369-380","source":"Crossref","is-referenced-by-count":0,"title":["Safe and efficient supervised memory systems"],"prefix":"10.1109","author":[{"given":"Jayaram","family":"Bobba","sequence":"first","affiliation":[]},{"given":"Marc","family":"Lupon","sequence":"additional","affiliation":[]},{"given":"Mark D.","family":"Hill","sequence":"additional","affiliation":[]},{"given":"David A.","family":"Wood","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/605426.605429"},{"year":"0","key":"ref38","article-title":"Simics Full System Simulator"},{"key":"ref33","first-page":"241","article-title":"Architecture and Applications of the HEP Multiprocessor Computer System","volume":"298","author":"burton","year":"1981","journal-title":"Society of Photo-Optical Instrumentation Engineers Digest"},{"article-title":"CACTI 5.1. Technical Report HPL-2008–20, Hewlett Packard Labs","year":"2008","author":"shyamkumar","key":"ref32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1785414.1785443"},{"key":"ref30","article-title":"Speculative Lock Elision: Enabling Highly Concurrent Multithreaded Execution","author":"ravi","year":"2001","journal-title":"Proc of the 34th Annual IEEEIACM International Symp on Microarchitecture"},{"key":"ref37","first-page":"173","article-title":"Flexitaint: A programmable accerelator for dynamic taint propagation","author":"venkataramani","year":"2008","journal-title":"Proceedings of the IEEE Symp High Performance Computer Architecture"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346205"},{"journal-title":"Synopsys Design Compiler Ultr","year":"2009","key":"ref35"},{"key":"ref34","first-page":"85","author":"suh","year":"0","journal-title":"Secure program execution via dynamic information flow tracking"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375591"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168865"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1181309.1181319"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"377","DOI":"10.1145\/1394608.1382153","article-title":"Flexible Hardware Acceleration for InstructionGrain Program Monitoring","author":"chen","year":"2008","journal-title":"Proc 35th Annu Int Symp Comput Archit"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1064979.1064988"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250722"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508255"},{"key":"ref16","first-page":"644","article-title":"On the advantages of tagged architecture","volume":"22","author":"edward","year":"1973","journal-title":"IEEE Transactions on Computer"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134503"},{"key":"ref18","doi-asserted-by":"crossref","DOI":"10.1145\/1028176.1006710","article-title":"TSOtool: A Program for Verifying Memory Systems Using the Memory Consistency Model","author":"hangal","year":"2004","journal-title":"Proc 31st Annu Int Symp Computer Architecture"},{"volume":"3a","journal-title":"Intel IA-64 Architecture Software Developer s Manual","year":"2009","key":"ref19"},{"key":"ref28","article-title":"SafeMem: Exploiting ECC- Memory for Detecting Memory Leaks and Memory Corruption During Production Runs","author":"qin","year":"2005","journal-title":"Proc 11th Int Symp High-Performance Comput Architecture"},{"key":"ref4","first-page":"30","article-title":"Evaluating Non-deterministic Multithreaded Commercial Workloads","author":"alameldeen","year":"2002","journal-title":"Proc Workshop Comput Architect Evaluat Using Commercial Workload"},{"key":"ref27","first-page":"398","article-title":"Monsoon: An explicit token-store architecture","author":"gregory","year":"1998","journal-title":"25 years of the international symposia on Computer architecture (selected papers) - ISCA '98"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/ISCA.1995.524544","article-title":"The MIT Alewife machine: architecture and performance","author":"agarwal","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.34"},{"key":"ref29","article-title":"Tolerating Late Memory Traps in ILP Processors","author":"xiaogang","year":"1999","journal-title":"Proc 26th Annu Int Symp Computer Architecture"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/77726.255132"},{"journal-title":"Hardware Support for Efficient Supervised and Transactional Memory System","year":"2010","author":"jayaram","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250667"},{"key":"ref2","first-page":"2","article-title":"Weak Ordering - A New Definition","author":"sarita","year":"1990","journal-title":"Proc 17th Ann Int Symp Computer Architecture"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1145\/1394608.1382133","article-title":"TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory","author":"bobba","year":"2008","journal-title":"Proc 35th Annu Int Symp Comput Archit"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/2.546611","article-title":"Shared Memory Consistency Models: A Tutorial","volume":"29","author":"sarita","year":"1996","journal-title":"IEEE Compute"},{"key":"ref20","article-title":"Ordering Decoupled Metadata Accesses in Multiprocessors","author":"hari","year":"2009","journal-title":"Proc of the 42nd Annual IEEEIACM International Svmp on Microarchitecture"},{"key":"ref22","first-page":"378","article-title":"The Java Memory Model","author":"manson","year":"2005","journal-title":"Proc Symp Principles Program Lang"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1145\/244804.244806","article-title":"Active Memory: A New Abstraction for Memory System Simulation","volume":"7","author":"alvin","year":"1997","journal-title":"A CM Trans Modeling and Computer Simulation"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310777"},{"key":"ref24","doi-asserted-by":"crossref","DOI":"10.1109\/IISWC.2008.4636089","article-title":"STAMP: Stanford Transactional Applications for Multi-Processing","author":"minh","year":"2008","journal-title":"IEEE International Symposium on Workload Characterization IISWC"},{"key":"ref41","first-page":"325","article-title":"A Case for an interleaving constrained shared-memory multi-processor","author":"jie","year":"2009","journal-title":"Proc 36th Annu Int Symp Comput Archit"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) Toolset","author":"martin","year":"2005","journal-title":"Computer Architecture News"},{"key":"ref26","first-page":"1","article-title":"Architectural Support for Shadow Memory in Multiprocessors","author":"vijay","year":"2009","journal-title":"VEE '09 Proc of the 2009 In tn l Conference on Virtual Execution Environment"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346191"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1109\/40.482313","article-title":"Precise Interrupts","volume":"16","author":"mayan","year":"1996","journal-title":"IEEE Micro"}],"event":{"name":"2011 IEEE 17th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2011,2,12]]},"location":"San Antonio, TX, USA","end":{"date-parts":[[2011,2,16]]}},"container-title":["2011 IEEE 17th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5743111\/5749710\/05749744.pdf?arnumber=5749744","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,6]],"date-time":"2024-04-06T06:20:59Z","timestamp":1712384459000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5749744\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/hpca.2011.5749744","relation":{},"subject":[],"published":{"date-parts":[[2011,2]]}}}