{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T20:04:13Z","timestamp":1771704253362,"version":"3.50.1"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/hpca.2011.5749757","type":"proceedings-article","created":{"date-parts":[[2011,4,18]],"date-time":"2011-04-18T13:49:44Z","timestamp":1303134584000},"page":"527-538","source":"Crossref","is-referenced-by-count":10,"title":["ACCESS: Smart scheduling for asymmetric cache CMPs"],"prefix":"10.1109","author":[{"given":"Xiaowei","family":"Jiang","sequence":"first","affiliation":[]},{"given":"Asit","family":"Mishra","sequence":"additional","affiliation":[]},{"given":"Li","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Ravishankar","family":"Iyer","sequence":"additional","affiliation":[]},{"given":"Zhen","family":"Fang","sequence":"additional","affiliation":[]},{"given":"Sadagopan","family":"Srinivasan","sequence":"additional","affiliation":[]},{"given":"Srihari","family":"Makineni","sequence":"additional","affiliation":[]},{"given":"Paul","family":"Brett","sequence":"additional","affiliation":[]},{"given":"Chita R.","family":"Das","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736036"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336224"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"ref30","year":"2006","journal-title":"SPEC CPU2006 Benchmarks"},{"key":"ref10","article-title":"Improving Power Efficiency with an Asymmetric Set-Associative Cache","author":"hu","year":"2001","journal-title":"Workshop on Memory Performance Issues"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183550"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.31"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416642"},{"key":"ref14","article-title":"CHOP: Integrating DRAM Caches for CMP Server Platforms","author":"jiang","year":"2010","journal-title":"IEEE Micro Top Picks 2010"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/12.286300"},{"key":"ref16","article-title":"Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture","author":"kim","year":"0","journal-title":"PACT 2004"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.48"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253185"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310764"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555801"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636088"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"ref3","year":"2010","journal-title":"Micron Technology"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336197"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755929"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306784"},{"key":"ref7","article-title":"Managing Contention for Shared Resources on Multicore Processors","author":"fedorova","year":"2008","journal-title":"Communications of the ACM"},{"key":"ref2","year":"2010","journal-title":"Linux Kernel Archives"},{"key":"ref9","article-title":"On the Nature of Cache Miss Behavior: Is It $\\sqrt{(2)}?$","author":"hartstein","year":"2008","journal-title":"Instruction-Level Parallelism"},{"key":"ref1","year":"2009","journal-title":"Intel Xeon 5160"},{"key":"ref20","doi-asserted-by":"crossref","DOI":"10.1145\/1504176.1504188","article-title":"Efficient and Scalable Multiprocessor Fair Scheduling Using DistributedWeighted Round-Robin","author":"li","year":"2009","journal-title":"PPoPP"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837361"},{"key":"ref21","article-title":"Operating System Support for Overlapping-ISA Heterogeneous Multi-core Architectures","author":"li","year":"0","journal-title":"in the Proc of the 16th International Symposium on High Performance Computer Architecture (HPCA) 2010"},{"key":"ref24","article-title":"Understanding How Off-chip Memory Bandwidth Partitioning in Chip-Multiprocessors Affects System Performance","author":"liu","year":"0","journal-title":"in the Proc of the 16th International Symposium on High Performance Computer Architecture (HPCA) 2010"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1872007.1872039"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"}],"event":{"name":"2011 IEEE 17th International Symposium on High Performance Computer Architecture (HPCA)","location":"San Antonio, TX, USA","start":{"date-parts":[[2011,2,12]]},"end":{"date-parts":[[2011,2,16]]}},"container-title":["2011 IEEE 17th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5743111\/5749710\/05749757.pdf?arnumber=5749757","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,6]],"date-time":"2024-04-06T06:21:02Z","timestamp":1712384462000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5749757\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/hpca.2011.5749757","relation":{},"subject":[],"published":{"date-parts":[[2011,2]]}}}