{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:54:17Z","timestamp":1759146857211,"version":"3.28.0"},"reference-count":41,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/hpca.2011.5749758","type":"proceedings-article","created":{"date-parts":[[2011,4,18]],"date-time":"2011-04-18T09:49:44Z","timestamp":1303120184000},"page":"539-550","source":"Crossref","is-referenced-by-count":41,"title":["Archipelago: A polymorphic cache design for enabling robust near-threshold operation"],"prefix":"10.1109","author":[{"given":"Amin","family":"Ansari","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuguang","family":"Feng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shantanu","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Scott","family":"Mahlke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859030"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311888"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.7"},{"key":"ref32","first-page":"15","article-title":"Yield-aware cache architectures","volume":"0","author":"ozdemir","year":"2006","journal-title":"Proc 39th Ann Int'l Symp Microarchitecture"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342741"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572583"},{"key":"ref35","article-title":"A case for thermal-aware floorplanning at the microarchitectural level","author":"sankaranarayanana","year":"2005","journal-title":"The Journal of Instruction-Level Parallelism"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341526"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669126"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003572"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.54"},{"journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness","year":"0","author":"garey","key":"ref14"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"368","DOI":"10.1145\/1176760.1176805","article-title":"Architecture and circuit techniques for low-throughput, energy-constrained systems across technology generations","author":"hempstead","year":"2006","journal-title":"Proc of the 2006 International Conference on Compilers Architecture and Synthesis for Embedded Systems"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICISS.1997.630243"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2006.56"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.83"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4684-2001-2_9"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"262","DOI":"10.1145\/1165573.1165636","article-title":"Process variation aware cache leakage management","author":"meng","year":"2006","journal-title":"Proc of the 2006 International Symposium on Low Power Electronics and Design"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669127"},{"key":"ref27","first-page":"721","article-title":"Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads","author":"martin","year":"2002","journal-title":"Proc of the 2002 International Conference on Computer Aided Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840407"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751876"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2008.4641491"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696325"},{"key":"ref7","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852159"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669128"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref22","article-title":"Graph coloring algorithms, 2002","author":"klotz","year":"0","journal-title":"Mathematik-Bericht"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.19"},{"key":"ref24","first-page":"171","article-title":"A 160mv, fully differential, robust schmitt trigger based sub-threshold sram","author":"kulkarni","year":"0","journal-title":"Proc of the 2007 International Symposium on Low Power Electronics and Design"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234287"},{"journal-title":"Hotleakage A temperature-aware model of subthreshold and gate leakage for architects Technical report","year":"0","author":"zhang","key":"ref41"},{"key":"ref26","first-page":"219","article-title":"SRAM Word-oriented Redundancy Methodology using Built In Self-Repair","author":"lee","year":"2004","journal-title":"IEEE Int ASIC Conference"},{"key":"ref25","first-page":"81","article-title":"Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction","author":"kumar","year":"2003","journal-title":"Proc of the 36th Annual International Symposium on Microarchitecture"}],"event":{"name":"2011 IEEE 17th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2011,2,12]]},"location":"San Antonio, TX, USA","end":{"date-parts":[[2011,2,16]]}},"container-title":["2011 IEEE 17th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5743111\/5749710\/05749758.pdf?arnumber=5749758","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,9]],"date-time":"2019-06-09T23:48:12Z","timestamp":1560124092000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5749758\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":41,"URL":"https:\/\/doi.org\/10.1109\/hpca.2011.5749758","relation":{},"subject":[],"published":{"date-parts":[[2011,2]]}}}