{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T16:00:32Z","timestamp":1772121632499,"version":"3.50.1"},"reference-count":44,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T00:00:00Z","timestamp":1328054400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T00:00:00Z","timestamp":1328054400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/hpca.2012.6168941","type":"proceedings-article","created":{"date-parts":[[2012,3,26]],"date-time":"2012-03-26T21:53:22Z","timestamp":1332798802000},"page":"1-12","source":"Crossref","is-referenced-by-count":100,"title":["Efficient scrub mechanisms for error-prone emerging memories"],"prefix":"10.1109","author":[{"given":"Manu","family":"Awasthi","sequence":"first","affiliation":[{"name":"University of Utah"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manjunath","family":"Shevgoor","sequence":"additional","affiliation":[{"name":"University of Utah"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kshitij","family":"Sudan","sequence":"additional","affiliation":[{"name":"University of Utah"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bipin","family":"Rajendran","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajeev","family":"Balasubramonian","sequence":"additional","affiliation":[{"name":"University of Utah"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Viii","family":"Srinivasan","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/irps.2009.5173236"},{"key":"ref6","article-title":"Flip-Plip-N-Wrife: A Simple Deterministic Technique to Improve PRAM Write Performance, Energy, and Endurance","volume-title":"Proceedings of MICRO","author":"Cho","year":"2009"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2003.1226378"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2021444"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2010568"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556227"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2009.03.085"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2016397"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1735971.1736023"},{"key":"ref15","volume-title":"Memory Systems - Cache, DRAM, Disk.","author":"Jacob","year":"2008"},{"key":"ref16","article-title":"Multiple Level Cell Phase-Change Memory Devices Having Controlled Resistance Drift Parameter, Memory Systems Employing Such Devices and Methods of Reading Memory Devices","volume-title":"United States Patent Annlication","author":"Jeong","year":"2008"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2006.888349"},{"key":"ref18","article-title":"Method of Eliminating Drift in PhaseChange Memory","volume-title":"United States Patent Application","author":"Kostylev","year":"2004"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0529"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2009.5394196"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2009.5166295"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609344"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418973"},{"key":"ref25","article-title":"Multilevel Phase-Change Memory Modeling and Experimental Characterization","volume-title":"Proceedings of EPCOS","author":"Pantazi","year":"2009"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2011.5873231"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.203"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.825805"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815981"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/NVSMW.2008.17"},{"key":"ref34","author":"Kostylev","year":"2008","journal-title":"Drift of Programmed Resistance In Electrical Phase Change Memory Devices"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2492101.1555372"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.46"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000115"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594290"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2010.2052640"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/isqed.2010.5450549"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1735971.1736064"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749752"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2011.5958219"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"}],"event":{"name":"2012 IEEE 18th International Symposium on High Performance Computer Architecture (HPCA)","location":"New Orleans, LA, USA","start":{"date-parts":[[2012,2,25]]},"end":{"date-parts":[[2012,2,29]]}},"container-title":["IEEE International Symposium on High-Performance Comp Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6165554\/6168936\/06168941.pdf?arnumber=6168941","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:48:34Z","timestamp":1747806514000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6168941\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":44,"URL":"https:\/\/doi.org\/10.1109\/hpca.2012.6168941","relation":{},"subject":[],"published":{"date-parts":[[2012,2]]}}}