{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T16:39:18Z","timestamp":1781714358302,"version":"3.54.5"},"reference-count":40,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T00:00:00Z","timestamp":1328054400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T00:00:00Z","timestamp":1328054400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/hpca.2012.6168943","type":"proceedings-article","created":{"date-parts":[[2012,3,26]],"date-time":"2012-03-26T21:53:22Z","timestamp":1332798802000},"page":"1-12","source":"Crossref","is-referenced-by-count":46,"title":["Staged Reads: Mitigating the impact of DRAM writes on DRAM reads"],"prefix":"10.1109","author":[{"given":"Niladrish","family":"Chatterjee","sequence":"first","affiliation":[{"name":"University of Utah"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Naveen","family":"Muralimanohar","sequence":"additional","affiliation":[{"name":"HP Labs"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rajeev","family":"Balasubramonian","sequence":"additional","affiliation":[{"name":"University of Utah"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Al","family":"Davis","sequence":"additional","affiliation":[{"name":"University of Utah"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Norman P.","family":"Jouppi","sequence":"additional","affiliation":[{"name":"HP Labs"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref5","article-title":"64M-bit Virtual Channel SDRAM Data Sheet","volume-title":"Technical report","year":"2003"},{"key":"ref6","article-title":"Exploring the RLDRAM II Feature Set","volume-title":"Technical Report TN-49-02","year":"2004"},{"key":"ref8","article-title":"Low-Power Versus Standard DDR SDRAM","volume-title":"Technical Report TN-46-15","year":"2007"},{"key":"ref10","article-title":"Mobile DRAM Power-Saving Features and Power Calculations","volume-title":"Technical Report TN-46-12","year":"2009"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854314"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1177\/109434209100500306"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636090"},{"key":"ref14","article-title":"Read Prediction Algorithm to Provide Low Latency Reads with SDRAM Cache","volume-title":"United States Patent Application","author":"Borkenhagen","year":"2004"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/40.52944"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360132"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165170"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382172"},{"key":"ref20","volume-title":"Memory Systems - Cache, DRAM, Disk.","author":"Jacob","year":"2008"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2011.15"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref23","article-title":"DRAM-Aware Last-Level Cache Writeback: Reducing Write-Caused Interference in Memory Systems","volume-title":"Technical report","author":"Lee","year":"2010"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2007.33","article-title":"Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0","volume-title":"Proceedings of MICRO","author":"Murallmanohar","year":"2007"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"ref27","doi-asserted-by":"crossref","DOI":"10.1145\/1054943.1054954","article-title":"A Study of Performance Impact of Memory Controller Features in Multi-Processor Environment","volume-title":"Proceedings of WMPI","author":"Natarajan","year":"2004"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10030"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382128"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815981"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.22"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2492101.1555372"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346206"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815972"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1735971.1736045"},{"key":"ref39","article-title":"Non-volatile STT-RAM: A True Universal Memory","author":"Tabrizi"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000115"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/hpca.2010.5416628"},{"key":"ref45","volume-title":"Proceedings of ASPLOS","author":"Yoon","year":"2010"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360134"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/40.946676"}],"event":{"name":"2012 IEEE 18th International Symposium on High Performance Computer Architecture (HPCA)","location":"New Orleans, LA, USA","start":{"date-parts":[[2012,2,25]]},"end":{"date-parts":[[2012,2,29]]}},"container-title":["IEEE International Symposium on High-Performance Comp Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6165554\/6168936\/06168943.pdf?arnumber=6168943","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:43:25Z","timestamp":1747806205000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6168943\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":40,"URL":"https:\/\/doi.org\/10.1109\/hpca.2012.6168943","relation":{},"subject":[],"published":{"date-parts":[[2012,2]]}}}