{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:38:54Z","timestamp":1772725134383,"version":"3.50.1"},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T00:00:00Z","timestamp":1328054400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T00:00:00Z","timestamp":1328054400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/hpca.2012.6168945","type":"proceedings-article","created":{"date-parts":[[2012,3,26]],"date-time":"2012-03-26T21:53:22Z","timestamp":1332798802000},"page":"1-12","source":"Crossref","is-referenced-by-count":34,"title":["MORSE: Multi-objective reconfigurable self-optimizing memory scheduler"],"prefix":"10.1109","author":[{"given":"Janani","family":"Mukundan","sequence":"first","affiliation":[{"name":"Computer Systems Laboratory, Cornell University, Ithaca, NY, 14850 USA"}]},{"given":"Jos\u00e9 F.","family":"Martinez","sequence":"additional","affiliation":[{"name":"Computer Systems Laboratory, Cornell University, Ithaca, NY, 14850 USA"}]}],"member":"263","reference":[{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1155\/2003\/401032"},{"key":"ref6","volume-title":"Technical report","author":"Bailey","year":"1994"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/384285.379252"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/307338.300998"},{"issue":"(5)","key":"ref9","first-page":"1","article-title":"Sony\u2019s emotionally charged chip: Killer floating-point\u2019 emotion engine\u2019 to power playstation 2000","volume-title":"Microprocessor Report","volume":"13","author":"Diefendorff","year":"1999"},{"key":"ref10","article-title":"Power management for main memory with access latency control","author":"Eiblmaier","year":"2009","journal-title":"FeBID"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/lpe.2001.945388"},{"key":"ref12","article-title":"The synergy between power-aware memory systems and processor voltage scaling","author":"Fan","year":"2003","journal-title":"PACS"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/2.869367"},{"key":"ref14","article-title":"Adaptive history-based memory schedulers","author":"Hur","year":"2004","journal-title":"MICRO-37"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658648"},{"key":"ref16","article-title":"First the Tick, Now the Tock: Next-Generation Intel Microarchitecture (Nehalem)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.21"},{"key":"ref18","article-title":"Implementation of a high speed low-power 32 bit adder in 70nm technology","author":"Kashfi","year":"2006","journal-title":"ISCAS"},{"key":"ref19","article-title":"Genetic Programming: On the Programming of Computers by Means of Natural Selection","author":"Koza","year":"1992"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/356989.356999"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/mc.2003.1250880"},{"key":"ref22","article-title":"Balancing throughput and fairness in smt processors","author":"Luo","year":"2001","journal-title":"ISPASS"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/3927.001.0001"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"ref26","article-title":"NU-MineBench 2.0","volume-title":"Technical report","author":"Pisharath","year":"2005"},{"key":"ref27","article-title":"SESC simulator","author":"Renau","year":"2005"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339668"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/356989.357011"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1735971.1736045"},{"key":"ref31","article-title":"Generalization in reinforcement learning. successful examples using sparse coarse coding","volume-title":"Neural Information Processing Systems Conference","author":"Sutton","year":"1996"},{"key":"ref32","article-title":"Reinforcement Learning","author":"Sutton","year":"1998"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/225830.223990"},{"key":"ref34","article-title":"A performance comparison of dram memory system optimizations for smt processors","author":"Zhu","year":"2005","journal-title":"HPCA-11"}],"event":{"name":"2012 IEEE 18th International Symposium on High Performance Computer Architecture (HPCA)","location":"New Orleans, LA, USA","start":{"date-parts":[[2012,2,25]]},"end":{"date-parts":[[2012,2,29]]}},"container-title":["IEEE International Symposium on High-Performance Comp Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6165554\/6168936\/06168945.pdf?arnumber=6168945","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:55:54Z","timestamp":1747806954000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6168945\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/hpca.2012.6168945","relation":{},"subject":[],"published":{"date-parts":[[2012,2]]}}}