{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T00:13:42Z","timestamp":1769732022092,"version":"3.49.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T00:00:00Z","timestamp":1328054400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T00:00:00Z","timestamp":1328054400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/hpca.2012.6168948","type":"proceedings-article","created":{"date-parts":[[2012,3,26]],"date-time":"2012-03-26T21:53:22Z","timestamp":1332798802000},"page":"1-12","source":"Crossref","is-referenced-by-count":55,"title":["CPU-assisted GPGPU on fused CPU-GPU architectures"],"prefix":"10.1109","author":[{"given":"Yi","family":"Yang","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, North Carolina State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ping","family":"Xiang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, North Carolina State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mike","family":"Mantor","sequence":"additional","affiliation":[{"name":"Graphics Products Group, Advanced Micro Devices"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huiyang","family":"Zhou","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, North Carolina State University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903250"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937430"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1145\/1669112.1669121","article-title":"Qilin: exploiting parallelism on heterogeneous multiprocessors with adaptive mapping","volume-title":"IEEE\/ ACM International Symposium on Microarchitecture","author":"Luk","year":"2009"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937426"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736054"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605415"},{"key":"ref9","article-title":"Optimize matrix transpose in CUDA","author":"Ruetsch","year":"2009","journal-title":"NVIDIA"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.18"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937427"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.44"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2008.5213922"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/hpca.2003.1183532"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937428"},{"key":"ref19","article-title":"Memory System on Fusion APUs - The Benefits of Zero Copy","author":"Boudier","year":"2011","journal-title":"AMD fusion developer summit"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995709"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-24644-2_35"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1356058.1356084"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545235"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1806596.1806606"}],"event":{"name":"2012 IEEE 18th International Symposium on High Performance Computer Architecture (HPCA)","location":"New Orleans, LA, USA","start":{"date-parts":[[2012,2,25]]},"end":{"date-parts":[[2012,2,29]]}},"container-title":["IEEE International Symposium on High-Performance Comp Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6165554\/6168936\/06168948.pdf?arnumber=6168948","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:34:01Z","timestamp":1747809241000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6168948\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/hpca.2012.6168948","relation":{},"subject":[],"published":{"date-parts":[[2012,2]]}}}