{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:33:50Z","timestamp":1772724830886,"version":"3.50.1"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/hpca.2012.6169033","type":"proceedings-article","created":{"date-parts":[[2012,3,26]],"date-time":"2012-03-26T21:53:22Z","timestamp":1332798802000},"page":"1-12","source":"Crossref","is-referenced-by-count":11,"title":["Flexible register management using reference counting"],"prefix":"10.1109","author":[{"given":"Steven","family":"Battle","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew D.","family":"Hilton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Hempstead","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir","family":"Roth","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250684"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.43"},{"key":"15","article-title":"A PPM-like, Tag-Based Branch Predictor","volume":"7","author":"michaud","year":"2005","journal-title":"Journal of Instruction Level Parallelism"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1993.282742"},{"key":"13","author":"martin","year":"2001","journal-title":"Et2 A metric for time and energy efficiency of computation"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176234"},{"key":"11","article-title":"The 21264: An alpha processor with out-of-order execution","author":"keller","year":"0","journal-title":"9th Annual Microprocessor Forum Oct 1996"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196115"},{"key":"21","article-title":"State-Retentive Power Gating of Register Files in Multi-core Processors featuring Multithreaded in-Order Cores","volume":"pp","author":"roy","year":"2010","journal-title":"IEEE Transactions on Computers"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.15"},{"key":"22","article-title":"NoSQ: Store-Load Communication without a Store Queue","author":"sha","year":"0","journal-title":"Proc 39th Intl Symp on Microarchitecture Dec 2006"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.71"},{"key":"24","article-title":"Dynamically Reducing Pressure on the Physical Register File Through Simple Register Sharing","author":"tran","year":"0","journal-title":"Proc 2004 Intl Symp on Performance Analysis of Systems and Software Mar 2004"},{"key":"25","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1109\/ISCA.1995.524578","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2110410"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555785"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253246"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742783"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2004.1362421"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698569"},{"key":"6","article-title":"Reducing power consumption of embedded processors through register file partitioning and compiler support","author":"guan","year":"0","journal-title":"Proc 2008 Intl Conf on Application-Specific Systems Architectures and Processors Jul 2008"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347965"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000067"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349303"},{"key":"8","article-title":"BOLT: Energy-Efficient Out-of-Order Latency-Tolerant Processing","author":"hilton","year":"0","journal-title":"Proc 16th Intl Symp on High Performance Computer Architecture Jan 2010"}],"event":{"name":"2012 IEEE 18th International Symposium on High Performance Computer Architecture (HPCA)","location":"New Orleans, LA, USA","start":{"date-parts":[[2012,2,25]]},"end":{"date-parts":[[2012,2,29]]}},"container-title":["IEEE International Symposium on High-Performance Comp Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6165554\/6168936\/06169033.pdf?arnumber=6169033","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T05:29:56Z","timestamp":1713763796000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6169033\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/hpca.2012.6169033","relation":{},"subject":[],"published":{"date-parts":[[2012,2]]}}}