{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:33:31Z","timestamp":1772724811939,"version":"3.50.1"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/hpca.2013.6522306","type":"proceedings-article","created":{"date-parts":[[2013,6,8]],"date-time":"2013-06-08T15:12:52Z","timestamp":1370704372000},"page":"47-58","source":"Crossref","is-referenced-by-count":11,"title":["A group-commit mechanism for ROB-based processors implementing the X86 ISA"],"prefix":"10.1109","author":[{"given":"F.","family":"Afram","sequence":"first","affiliation":[]},{"family":"Hui Zeng","sequence":"additional","affiliation":[]},{"given":"K.","family":"Ghose","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231886"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/12.4607"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1994.717452"},{"key":"18","first-page":"3","article-title":"Cherry: Checkpointed early resource recycling in out-oforder microprocessors","author":"martinez","year":"2002","journal-title":"Proc Int'l Symp on Microarchitecture"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.5"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-19448-1_7"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566457"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/30350.30353"},{"key":"12","article-title":"Documentation sections on Transactional Synchronization Extensions","year":"2012","journal-title":"Intel\ufffd Architecture Instruction Set Extensions Programming Reference"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-77560-7_18"},{"key":"21","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1109\/PACT.2007.4336214","article-title":"Early register release for out-of-order processors with register windows","author":"quinones","year":"2007","journal-title":"Proc 11th Int l Conf Parallel Architectures and Compilation Techniques"},{"key":"2","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1145\/1183401.1183409","article-title":"Branchtap: Improving performance with very few checkpoints through adaptive speculation control","author":"akl","year":"2006","journal-title":"ICS '06 Proc of the 20th Int Conf on Supercomputing"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024954"},{"key":"1","doi-asserted-by":"crossref","first-page":"423","DOI":"10.1109\/MICRO.2003.1253246","article-title":"Checkpoint processing and recovery: Towards scalable large instruction window processors","author":"akkary","year":"2003","journal-title":"Proc 36th Int'l Symp on Microarchitecture"},{"key":"10","first-page":"1","article-title":"The microarchitecture of the Pentium 4 processor","author":"hinton","year":"2001","journal-title":"Intel Technol J"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/EURMIC.1999.794465"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.53"},{"key":"5","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1109\/HPCA.2004.10008","article-title":"Out-oforder commit processors","author":"cristal","year":"2004","journal-title":"Proc 10th Int'l Symp on High Performance Computer Architecture"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2004.1291357"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771775"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347965"}],"event":{"name":"2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)","location":"Shenzhen","start":{"date-parts":[[2013,2,23]]},"end":{"date-parts":[[2013,2,27]]}},"container-title":["2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6518038\/6522298\/06522306.pdf?arnumber=6522306","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,28]],"date-time":"2020-07-28T01:44:33Z","timestamp":1595900673000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6522306\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/hpca.2013.6522306","relation":{},"subject":[],"published":{"date-parts":[[2013,2]]}}}