{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T23:40:55Z","timestamp":1780357255956,"version":"3.54.1"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/hpca.2013.6522308","type":"proceedings-article","created":{"date-parts":[[2013,6,8]],"date-time":"2013-06-08T11:12:52Z","timestamp":1370689972000},"page":"71-82","source":"Crossref","is-referenced-by-count":19,"title":["Two level bulk preload branch prediction"],"prefix":"10.1109","author":[{"given":"J.","family":"Bonanno","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Collura","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"D.","family":"Lipetz","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"U.","family":"Mayer","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"B.","family":"Prasky","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Saporito","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","article-title":"Reconsidering complex branch predictors","author":"jimenez","year":"2002","journal-title":"Proceedings of the 9th International Symposium on High-Performance Computer Architecture"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346301"},{"key":"18","first-page":"455","article-title":"Toward virtualizing branch direction prediction","author":"aasaraai","year":"2012","journal-title":"Design Automation & Test in Europe Conference & Exhibition (DATE)"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2173962"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/12.214687"},{"key":"13","author":"dobos","year":"0"},{"key":"14","doi-asserted-by":"crossref","DOI":"10.1145\/360128.360137","article-title":"The impact of delay on the design of branch predictors","author":"jimenez","year":"2000","journal-title":"Proceedings of the 33rd annual ACM\/IEEE international symposium on Microarchitecture"},{"key":"11","author":"zuraski jr","year":"2006","journal-title":"Hybrid Branch Prediction Device with Two Levels of Branch Prediction Cache"},{"key":"12","author":"davis","year":"2009","journal-title":"Overriding A Static Prediction with A Level-Two Predictor"},{"key":"21","author":"coleman","year":"2005","journal-title":"Set up and run a Trade6 benchmark with DB2 UDB"},{"key":"20","year":"0"},{"key":"22","year":"0"},{"key":"23","year":"0"},{"key":"24","year":"0"},{"key":"25","article-title":"A ppm-like, tag-based predictor","author":"michaud","year":"2005","journal-title":"Journal of Instruction Level Parallelism"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003587"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003557"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508281"},{"key":"1","author":"emma","year":"2008","journal-title":"Context Look Ahead Storage Structures"},{"key":"10","author":"yeh","year":"2003","journal-title":"Method and Apparatus for Branch Prediction Using First and Second Level Branch Prediction Tables"},{"key":"7","author":"sussenguth","year":"1971","journal-title":"Instruction Sequence Control"},{"key":"6","author":"emma","year":"2009","journal-title":"Method and Apparatus for Prefetching Branch History Information"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1984.1658927"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.434.0579"},{"key":"9","author":"stiles","year":"1992","journal-title":"Two-Level Branch Prediction Cache"},{"key":"8","author":"pomerene","year":"1987","journal-title":"Pageable Branch History Table"}],"event":{"name":"2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)","location":"Shenzhen","start":{"date-parts":[[2013,2,23]]},"end":{"date-parts":[[2013,2,27]]}},"container-title":["2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6518038\/6522298\/06522308.pdf?arnumber=6522308","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,14]],"date-time":"2019-07-14T20:40:17Z","timestamp":1563136817000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6522308\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/hpca.2013.6522308","relation":{},"subject":[],"published":{"date-parts":[[2013,2]]}}}