{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T11:02:13Z","timestamp":1750503733288,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/hpca.2013.6522312","type":"proceedings-article","created":{"date-parts":[[2013,6,8]],"date-time":"2013-06-08T11:12:52Z","timestamp":1370689972000},"page":"119-130","source":"Crossref","is-referenced-by-count":19,"title":["Improving multi-core performance using mixed-cell cache architecture"],"prefix":"10.1109","author":[{"given":"S. M.","family":"Khan","sequence":"first","affiliation":[]},{"given":"A. R.","family":"Alameldeen","sequence":"additional","affiliation":[]},{"given":"C.","family":"Wilkerson","sequence":"additional","affiliation":[]},{"given":"J.","family":"Kulkarni","sequence":"additional","affiliation":[]},{"given":"D. A.","family":"Jimenez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341526"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358087"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1238020"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"16","article-title":"Ultra-low voltage process variation tolerant schmitt trigger based sram design","author":"kulkarni","year":"2011","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.19"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2169309"},{"year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2008.4567275"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1978.1051122"},{"key":"20","article-title":"Power management architecture of the 2nd generation intel\ufffd core microarchitecture, formerly codenamed sandy bridge","author":"rotem","year":"2011","journal-title":"HOTCHIPS"},{"year":"0","key":"22"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555771"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746311"},{"key":"27","first-page":"291","article-title":"ICR: In-cache replication for enhancing data cache reliability","author":"zhang","year":"2003","journal-title":"International Conference on Dependable Systems and Networks"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669127"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609436"},{"key":"10","article-title":"CMPIM: A pin-based on-The-fly multi-core cache simulator","author":"jaleel","year":"2008","journal-title":"4th Workshop on Modeling Benchmarking and Simulation"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669128"},{"key":"7","first-page":"38","article-title":"Low-voltage on-chip cache architecture using heterogeneous cell sizes for multi-core processors","author":"reza ghasemi","year":"2011","journal-title":"International Symposium on High-Performance Computer Architecture"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771813"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669126"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1878921.1878956"},{"journal-title":"Core Microarchitecture (Nehalem) Based Processors White Paper","year":"2008","key":"9"},{"key":"8","article-title":"2nd generation intel\ufffd coreprocessor family mobile and intel\ufffdceleron\ufffd processor family mobile","volume":"1","year":"2011","journal-title":"Datasheet"}],"event":{"name":"2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2013,2,23]]},"location":"Shenzhen","end":{"date-parts":[[2013,2,27]]}},"container-title":["2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6518038\/6522298\/06522312.pdf?arnumber=6522312","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T22:30:51Z","timestamp":1490221851000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6522312\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/hpca.2013.6522312","relation":{},"subject":[],"published":{"date-parts":[[2013,2]]}}}