{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,16]],"date-time":"2025-12-16T12:18:25Z","timestamp":1765887505960,"version":"3.28.0"},"reference-count":36,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/hpca.2013.6522319","type":"proceedings-article","created":{"date-parts":[[2013,6,8]],"date-time":"2013-06-08T15:12:52Z","timestamp":1370704372000},"page":"198-209","source":"Crossref","is-referenced-by-count":63,"title":["Runnemede: An architecture for Ubiquitous High-Performance Computing"],"prefix":"10.1109","author":[{"given":"N. P.","family":"Carter","sequence":"first","affiliation":[]},{"given":"A.","family":"Agrawal","sequence":"additional","affiliation":[]},{"given":"S.","family":"Borkar","sequence":"additional","affiliation":[]},{"given":"R.","family":"Cledat","sequence":"additional","affiliation":[]},{"given":"H.","family":"David","sequence":"additional","affiliation":[]},{"given":"D.","family":"Dunning","sequence":"additional","affiliation":[]},{"given":"J.","family":"Fryman","sequence":"additional","affiliation":[]},{"given":"I.","family":"Ganev","sequence":"additional","affiliation":[]},{"given":"R. A.","family":"Golliver","sequence":"additional","affiliation":[]},{"given":"R.","family":"Knauerhase","sequence":"additional","affiliation":[]},{"given":"R.","family":"Lethin","sequence":"additional","affiliation":[]},{"given":"B.","family":"Meister","sequence":"additional","affiliation":[]},{"given":"A. K.","family":"Mishra","sequence":"additional","affiliation":[]},{"given":"W. R.","family":"Pinfold","sequence":"additional","affiliation":[]},{"given":"J.","family":"Teller","sequence":"additional","affiliation":[]},{"given":"J.","family":"Torrellas","sequence":"additional","affiliation":[]},{"given":"N.","family":"Vasilache","sequence":"additional","affiliation":[]},{"given":"G.","family":"Venkatesh","sequence":"additional","affiliation":[]},{"given":"J.","family":"Xu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2012.6263951"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"journal-title":"Intel Corporation IntelR Turbo Boost Technology in IntelR CoreTM Microarchitecture (Nehalem) Based Processors","year":"2008","key":"17"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1145\/2000417.2000424"},{"key":"18","first-page":"202","article-title":"A 280mV-to-1.2V wide-operating-range IA-32 processor in 32nm CMOS","author":"jain","year":"2012","journal-title":"ISSCC"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237144"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815968"},{"year":"0","key":"34"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176966"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1066650.1066657"},{"journal-title":"Toward An Execution Model for Extreme-scale Systems-runnemede and beyond","year":"2011","author":"gao","key":"14"},{"journal-title":"ET International SWARM (Swift Adaptive Runtime Machine","year":"2011","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476822"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977407"},{"key":"22","article-title":"Technology-driven, highly-scalable dragonfly topology","author":"kim","year":"2008","journal-title":"ISCA"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250679"},{"key":"24","article-title":"For extreme parallelism, your OS is Sooooo last-millennium","author":"knauerhase","year":"2012","journal-title":"HotPar"},{"key":"25","doi-asserted-by":"crossref","DOI":"10.1145\/1229428.1229477","article-title":"Compilation for explicitly managed memory hierarchies","author":"knight","year":"2007","journal-title":"PPoPP"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"27","article-title":"R-stream compiler","author":"meister","year":"2011","journal-title":"Encyclopedia of Parallel Computing"},{"year":"0","key":"28"},{"year":"0","key":"29"},{"year":"0","key":"3"},{"key":"2","first-page":"153","article-title":"Rebound: Scalable checkpointing for coherent shared memory","author":"agarwal","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"10","first-page":"521","article-title":"Heap data allocation to scratch-pad memory in embedded systems","volume":"1","author":"dominguez","year":"2005","journal-title":"Journal of Embedded Comptuing"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433903"},{"key":"30","doi-asserted-by":"crossref","DOI":"10.1016\/S0167-8191(99)00070-8","article-title":"Advances in the dataflow computational model","author":"najjar","year":"1999","journal-title":"Parallel Computing"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/521797"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"key":"32","article-title":"Extreme scale computing","author":"rattner","year":"2012","journal-title":"ISCA Keynote"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1145\/1122971.1122981","article-title":"Programming for parallelism and locality with hierarchically tiled arrays","author":"bikshandi","year":"2006","journal-title":"PPoPP"},{"year":"0","key":"31"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/581888.581891"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/2093157.2093165"},{"key":"8","article-title":"Design techniques for cross-layer resilience","author":"carter","year":"2010","journal-title":"DATE"}],"event":{"name":"2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2013,2,23]]},"location":"Shenzhen","end":{"date-parts":[[2013,2,27]]}},"container-title":["2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6518038\/6522298\/06522319.pdf?arnumber=6522319","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,2]],"date-time":"2023-07-02T08:27:58Z","timestamp":1688286478000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6522319\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/hpca.2013.6522319","relation":{},"subject":[],"published":{"date-parts":[[2013,2]]}}}