{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:15:52Z","timestamp":1763468152864},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/hpca.2013.6522339","type":"proceedings-article","created":{"date-parts":[[2013,6,8]],"date-time":"2013-06-08T15:12:52Z","timestamp":1370704372000},"page":"436-447","source":"Crossref","is-referenced-by-count":8,"title":["Illusionist: Transforming lightweight cores into aggressive cores on demand"],"prefix":"10.1109","author":[{"given":"A.","family":"Ansari","sequence":"first","affiliation":[]},{"family":"Shuguang Feng","sequence":"additional","affiliation":[]},{"given":"S.","family":"Gupta","sequence":"additional","affiliation":[]},{"given":"J.","family":"Torrellas","sequence":"additional","affiliation":[]},{"given":"S.","family":"Mahlke","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.379"},{"key":"17","first-page":"81","article-title":"Single-ISA heterogeneous multi-core architectures: The potential for processor power reduction","author":"kumar","year":"2003","journal-title":"Proc of the 36th Annual International Symposium on Microarchitecture"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.12"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.41"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"journal-title":"International Technology Roadmap for Semiconductors 2008","year":"2008","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/859634.859637"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250686"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.6"},{"key":"22","article-title":"An 8-core, 64-thread, 64-bit, power efficient SPARC SoC (Niagara2)","author":"nawathe","year":"2007","journal-title":"Proc of ISSCC"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237140"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555769"},{"key":"25","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1145\/360128.360155","article-title":"A study of slipstream processors","author":"purser","year":"2000","journal-title":"Proceedings of the 34th Annual International Symposium on Microarchitecture"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/859654.859657"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311888"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508274"},{"key":"3","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"2","first-page":"387","article-title":"Beating in-order stalls with \"flea-flicker\" two-pass pipelining","author":"barnes","year":"2003","journal-title":"Proc of the 36th Annual International Symposium on Microarchitecture"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349303"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391666"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1016\/S0304-3975(00)00051-7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373605"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176241"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/379240.565338"},{"journal-title":"Hotleakage A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects","year":"2003","author":"zhang","key":"31"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/512553.512554"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1109\/DSN.2010.5544915","article-title":"Stageweb: Interweaving pipeline stages into a wearout and variation tolerant cmp fabric","author":"gupta","year":"2010","journal-title":"Proc of the 2010 International Conference on Dependable Systems and Networks"},{"key":"8","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1109\/PACT.2007.4336213","article-title":"Paceline: Improving single-thread performance in nanoscale cmps through core overclocking","author":"greskamp","year":"2007","journal-title":"Proc of the 16th International Conference on Parallel Architectures and Compilation Techniques"}],"event":{"name":"2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2013,2,23]]},"location":"Shenzhen","end":{"date-parts":[[2013,2,27]]}},"container-title":["2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6518038\/6522298\/06522339.pdf?arnumber=6522339","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,24]],"date-time":"2022-02-24T14:25:37Z","timestamp":1645712737000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6522339\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/hpca.2013.6522339","relation":{},"subject":[],"published":{"date-parts":[[2013,2]]}}}