{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:15:52Z","timestamp":1763468152531,"version":"3.28.0"},"reference-count":38,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/hpca.2013.6522345","type":"proceedings-article","created":{"date-parts":[[2013,6,8]],"date-time":"2013-06-08T11:12:52Z","timestamp":1370689972000},"page":"508-519","source":"Crossref","is-referenced-by-count":71,"title":["Energy-efficient interconnect via Router Parking"],"prefix":"10.1109","author":[{"given":"A.","family":"Samih","sequence":"first","affiliation":[]},{"family":"Ren Wang","sequence":"additional","affiliation":[]},{"given":"A.","family":"Krishna","sequence":"additional","affiliation":[]},{"given":"C.","family":"Maciocco","sequence":"additional","affiliation":[]},{"given":"C.","family":"Tai","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Solihin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"19"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2003.1207000"},{"year":"0","key":"17"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.43"},{"year":"0","key":"18"},{"key":"33","first-page":"1318","article-title":"Autonet: A highspeed, self-configuring local area network using point-to-point links. Selected Areas in Communications","volume":"9","author":"schroeder","year":"1991","journal-title":"IEEE Journal on"},{"year":"0","key":"15"},{"key":"34","first-page":"91","article-title":"Dynamic voltage scaling with links for power optimization of interconnection networks","author":"shang","year":"2003","journal-title":"HPCA-9 2003"},{"year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2004.1"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110470"},{"year":"0","key":"37"},{"journal-title":"Garnet A Detailed On-chip Network Model Inside a Full-system Simulator","year":"2009","key":"11"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1228511"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"journal-title":"International Technology Roadmap for Semiconductors 2008","year":"2008","key":"20"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024932"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871610"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.31"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492722"},{"journal-title":"Niagara II","year":"2006","author":"mcghan","key":"27"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669151"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000111"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.443"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.6"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/71.970556"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.61"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555781"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2011.21"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ANCS.2011.17"},{"journal-title":"Algorithm Design","year":"1987","author":"tarjan","key":"32"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/2342356.2342436"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231841"},{"key":"8","article-title":"Cooperative caching for chip multiprocessors","author":"chang","year":"2006","journal-title":"ISCA'06"}],"event":{"name":"2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2013,2,23]]},"location":"Shenzhen","end":{"date-parts":[[2013,2,27]]}},"container-title":["2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6518038\/6522298\/06522345.pdf?arnumber=6522345","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T22:30:45Z","timestamp":1490221845000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6522345\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/hpca.2013.6522345","relation":{},"subject":[],"published":{"date-parts":[[2013,2]]}}}