{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T11:14:32Z","timestamp":1725621272115},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/hpca.2013.6522347","type":"proceedings-article","created":{"date-parts":[[2013,6,8]],"date-time":"2013-06-08T11:12:52Z","timestamp":1370689972000},"page":"532-541","source":"Crossref","is-referenced-by-count":16,"title":["Macho: A failure model-oriented adaptive cache architecture to enable near-threshold voltage scaling"],"prefix":"10.1109","author":[{"given":"T.","family":"Mahmood","sequence":"first","affiliation":[]},{"family":"Soontae Kim","sequence":"additional","affiliation":[]},{"family":"Seokin Hong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2010","author":"weste","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2055589"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"journal-title":"System reliability theory Models statistical methods and applications","year":"2003","author":"rausand","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.57"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/2038698.2038714"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669127"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"2","article-title":"Archipelago: A polymorphic cache design for enabling robust nearthreshold operation","author":"ansari","year":"2011","journal-title":"Proc 19th IEEE Int Symp High Performance Computer Architecture"},{"key":"1","doi-asserted-by":"crossref","DOI":"10.1145\/2024723.2000118","article-title":"Energy-efficient cache design using variable-strength error-correcting codes","author":"alameldeen","year":"2011","journal-title":"Proc ACM\/IEEE 24th Int Symp Computer Architecture"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"7","article-title":"The salvage cache: A fault-tolerant cache architecture for nextgeneration memory technologies","author":"koh","year":"2009","journal-title":"Proc 27th IEEE Int Conf Computer Design"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007170"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283818"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1543753.1543757"}],"event":{"name":"2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2013,2,23]]},"location":"Shenzhen","end":{"date-parts":[[2013,2,27]]}},"container-title":["2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6518038\/6522298\/06522347.pdf?arnumber=6522347","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T10:21:44Z","timestamp":1498040504000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6522347\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/hpca.2013.6522347","relation":{},"subject":[],"published":{"date-parts":[[2013,2]]}}}