{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T16:28:00Z","timestamp":1779380880537,"version":"3.53.1"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/hpca.2014.6835933","type":"proceedings-article","created":{"date-parts":[[2014,7,28]],"date-time":"2014-07-28T14:48:01Z","timestamp":1406558881000},"page":"13-24","source":"Crossref","is-referenced-by-count":84,"title":["Adaptive placement and migration policy for an STT-RAM-based hybrid cache"],"prefix":"10.1109","author":[{"given":"Zhe","family":"Wang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daniel A.","family":"Jimenez","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Cong","family":"Xu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guangyu","family":"Sun","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","article-title":"MARSSx86: A full system simulator for x86 CPUs","author":"patel","year":"2011","journal-title":"Proceedings of the 2011 Design Automation Conference"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/2483028.2483060"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604715"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842903"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771793"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.24"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70816"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540733"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"21","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/2483028.2483052"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.179"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2008.2002386"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237027"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333717"},{"key":"2","first-page":"45","article-title":"Dynamically reconfigurable hybrid cache: An energy-efficient last-level cache design","author":"chen","year":"2012","journal-title":"DATE'12"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"1","year":"0"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937443"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993611"},{"key":"8","year":"0"}],"event":{"name":"2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)","location":"Orlando, FL, USA","start":{"date-parts":[[2014,2,15]]},"end":{"date-parts":[[2014,2,19]]}},"container-title":["2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6823235\/6835920\/06835933.pdf?arnumber=6835933","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T15:57:27Z","timestamp":1490284647000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6835933\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/hpca.2014.6835933","relation":{},"subject":[],"published":{"date-parts":[[2014,2]]}}}