{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:32:26Z","timestamp":1759332746651,"version":"3.28.0"},"reference-count":36,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/hpca.2014.6835942","type":"proceedings-article","created":{"date-parts":[[2014,7,28]],"date-time":"2014-07-28T18:48:01Z","timestamp":1406573281000},"page":"320-331","source":"Crossref","is-referenced-by-count":30,"title":["QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers"],"prefix":"10.1109","author":[{"given":"Dominic","family":"DiTomaso","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Avinash","family":"Kodi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed","family":"Louri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1284480.1284515"},{"key":"17","first-page":"401","article-title":"Kilo-NOC: A heterogeneous network-on-chip architecture for scalability and service guarantees","author":"grot","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.3969\/j.issn.1004-4132.2011.04.002"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024929"},{"key":"15","doi-asserted-by":"crossref","DOI":"10.1145\/1028176.1006718","article-title":"Immunet: A cheap and robust fault-tolerant packet routing mechanism","volume":"32","author":"puente","year":"2004","journal-title":"SIGARCH Comput Archit News"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"16","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1145\/1150019.1136487","article-title":"A gracefully degrading and energy-efficient modular router architecture for on-chip networks","author":"kim","year":"2006","journal-title":"Proceedings of the 33rd Annual International Symposium on Computer Architecture"},{"key":"34","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's genreal execution-driven multiprocessor simulator (gems) toolset","author":"martin","year":"2005","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090627"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.15"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669144"},{"key":"12","first-page":"298","article-title":"Ariadne: Agnostic reconfiguration in a disconnected network environment","author":"deorio","year":"2011","journal-title":"International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071476"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598108"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.23"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155626"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.41"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071477"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9341-0"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241615"},{"key":"29","first-page":"24","author":"woo","year":"1995","journal-title":"The Splash- 2 Program Characterization and Methodological Considerations"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"10","article-title":"A case for bufferless routing in on-chip networks","author":"moscibroda","year":"2007","journal-title":"Proceedings of the 36th Annual International Symposium on Computer Architecture"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"30","first-page":"333","article-title":"Vichar: A dynamic virtual channel regulator for networkon- chip routers","author":"nicopoulos","year":"2006","journal-title":"Proceedings of the 39th Annual International Symposium on Microarchitecture (MICRO)"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.1109\/ICCAD.2011.6105329","article-title":"Codesign of channel buffers and crossbar organizations in nocs architectures","author":"kodi","year":"2011","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.10"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2003.1189584"},{"key":"5","article-title":"On-die interconnects for next generation cmps","author":"kundu","year":"2006","journal-title":"2006 Workshop on On- and Off-Chip Interconnection Networks for Multicore Systems"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/2076501.2076504"},{"journal-title":"Single-Chip Cloud Computer An Experimental Many-Core Processor from Intel Labs","year":"2010","author":"held","key":"4"},{"key":"9","first-page":"241","article-title":"Ideal: Inter-router dual-function energy- and area-efficient links for network-on-chip (noc)","author":"kodi","year":"2008","journal-title":"Proceedings of the 35th International Symposium on Computer Architecture (ISCA'08)"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798250"}],"event":{"name":"2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2014,2,15]]},"location":"Orlando, FL, USA","end":{"date-parts":[[2014,2,19]]}},"container-title":["2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6823235\/6835920\/06835942.pdf?arnumber=6835942","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T17:25:41Z","timestamp":1498152341000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6835942\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/hpca.2014.6835942","relation":{},"subject":[],"published":{"date-parts":[[2014,2]]}}}