{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,20]],"date-time":"2026-10-20T11:23:54Z","timestamp":1792495434807,"version":"4.5.0"},"reference-count":40,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/hpca.2014.6835944","type":"proceedings-article","created":{"date-parts":[[2014,7,28]],"date-time":"2014-07-28T14:48:01Z","timestamp":1406558881000},"page":"25-36","source":"Crossref","is-referenced-by-count":76,"title":["DASCA: Dead Write Prediction Assisted STT-RAM Cache Architecture"],"prefix":"10.1109","author":[{"given":"Junwhan","family":"Ahn","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sungjoo","family":"Yoo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kiyoung","family":"Choi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","year":"0"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155671"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370862"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.179"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70816"},{"key":"34","doi-asserted-by":"crossref","first-page":"309","DOI":"10.1145\/2366231.2337195","article-title":"Improving writeback efficiency with decoupled lastwrite prediction","author":"wang","year":"2012","journal-title":"Proc Int Symp Comput Archit"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379259"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134547"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.24"},{"key":"37","first-page":"737","article-title":"Power and performance of read-write aware hybrid caches with non-volatile memories","author":"wu","year":"2009","journal-title":"Proc Des Automat Test Eur"},{"key":"11","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1145\/1816038.1815971","article-title":"High performance cache replacement using rereference interval prediction (RRIP)","author":"jaleel","year":"2010","journal-title":"Proc Int Symp Comput Archit"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2203589"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"21","first-page":"69","article-title":"Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs","author":"mishra","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"20","year":"0"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"22","article-title":"CACTI 6.0: A tool to model large caches","author":"muralimanohar","year":"2009","journal-title":"HP Laboratories Tech Rep HPL-2009-85"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228447"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.28"},{"key":"25","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1145\/1241601.1241616","article-title":"Subsetting the SPEC CPU2006 benchmark suite","volume":"35","author":"phansalkar","year":"2007","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840931"},{"key":"27","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2032192"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993611"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2158249"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333717"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816012"}],"event":{"name":"2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)","location":"Orlando, FL, USA","start":{"date-parts":[[2014,2,15]]},"end":{"date-parts":[[2014,2,19]]}},"container-title":["2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6823235\/6835920\/06835944.pdf?arnumber=6835944","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T13:25:42Z","timestamp":1498137942000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6835944\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":40,"URL":"https:\/\/doi.org\/10.1109\/hpca.2014.6835944","relation":{},"subject":[],"published":{"date-parts":[[2014,2]]}}}