{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:46:55Z","timestamp":1772725615021,"version":"3.50.1"},"reference-count":44,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/hpca.2014.6835946","type":"proceedings-article","created":{"date-parts":[[2014,7,28]],"date-time":"2014-07-28T14:48:01Z","timestamp":1406558881000},"page":"356-367","source":"Crossref","is-referenced-by-count":135,"title":["Improving DRAM performance by parallelizing refreshes with accesses"],"prefix":"10.1109","author":[{"given":"Kevin Kai-Wei","family":"Chang","sequence":"first","affiliation":[]},{"given":"Donghyuk","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Zeshan","family":"Chishti","sequence":"additional","affiliation":[]},{"given":"Alaa R.","family":"Alameldeen","sequence":"additional","affiliation":[]},{"given":"Chris","family":"Wilkerson","sequence":"additional","affiliation":[]},{"given":"Yoongu","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848019"},{"key":"35","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522355"},{"key":"15","article-title":"75nm 7Gb\/s\/pin 1Gb GDDR5 graphics memory device with bandwidth- improvement techniques","author":"kho","year":"2011","journal-title":"ISSCC"},{"key":"34","year":"2010","journal-title":"DRAM Power Model"},{"key":"16","article-title":"ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers","author":"kim","year":"2010","journal-title":"HPCA"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"13","year":"2012","journal-title":"DDR4 SDRAM Standard"},{"key":"14","year":"2012","journal-title":"Low Power Double Data Rate 3 (LPDDR3)"},{"key":"37","article-title":"Rowclone: Fast and energy-efficient in- DRAM bulk data copy and initialization","author":"seshadri","year":"2013","journal-title":"Micro"},{"key":"11","year":"0"},{"key":"38","article-title":"Quantifying the relationship between the power delivery network and architectural policies in a 3Dstacked memory device","author":"shevgoor","year":"2013","journal-title":"Micro"},{"key":"12","year":"2011","journal-title":"Standard No 21-C Annex K Serial Presence Detect (SPD) for DDR3 SDRAM Modules"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669155"},{"key":"20","author":"lee","year":"2010","journal-title":"DRAM-aware Last-level Cache Writeback Reducing Write-caused Interference in Memory Systems"},{"key":"43","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.102"},{"key":"41","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.22"},{"key":"40","year":"0","journal-title":"Standard Performance Evaluation Corporation"},{"key":"44","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522354"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"24","article-title":"RAIDR: Retention-aware intelligent DRAM refresh","author":"liu","year":"2012","journal-title":"ISCA"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"26","article-title":"Balancing throughput and fairness in SMT processors","author":"luo","year":"2001","journal-title":"ISPASS"},{"key":"27","year":"2007","journal-title":"Calculating Memory System Power for DDR3"},{"key":"28","year":"0"},{"key":"29","year":"0"},{"key":"3","year":"0"},{"key":"2","year":"0"},{"key":"10","first-page":"83","year":"2011","journal-title":"International Technology Roadmap for Semiconductors Executive Summary"},{"key":"1","year":"0"},{"key":"30","article-title":"1.2V 1.6Gb\/s 56nm 6F 2 4Gb DDR3 SDRAM with hybrid-I\/O sense amplifier and segmented sub-array architecture","author":"moon","year":"2009","journal-title":"ISSCC"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.173"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669150"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485927"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168943"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04478-0","author":"itoh","year":"2001","journal-title":"VLSI Memory Chip Design"},{"key":"8","article-title":"High performance memory access scheduling using compute-phase prediction and writeback-refresh overlap","author":"ishii","year":"2012","journal-title":"JILP Memory Scheduling Championship"}],"event":{"name":"2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)","location":"Orlando, FL, USA","start":{"date-parts":[[2014,2,15]]},"end":{"date-parts":[[2014,2,19]]}},"container-title":["2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6823235\/6835920\/06835946.pdf?arnumber=6835946","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T13:25:40Z","timestamp":1498137940000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6835946\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":44,"URL":"https:\/\/doi.org\/10.1109\/hpca.2014.6835946","relation":{},"subject":[],"published":{"date-parts":[[2014,2]]}}}