{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:10:33Z","timestamp":1729638633640,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/hpca.2014.6835957","type":"proceedings-article","created":{"date-parts":[[2014,7,28]],"date-time":"2014-07-28T18:48:01Z","timestamp":1406573281000},"page":"476-487","source":"Crossref","is-referenced-by-count":26,"title":["Improving in-memory database index performance with Intel<sup>®<\/sup> Transactional Synchronization Extensions"],"prefix":"10.1109","author":[{"given":"Tomas","family":"Karnagel","sequence":"first","affiliation":[]},{"given":"Roman","family":"Dementiev","sequence":"additional","affiliation":[]},{"given":"Ravi","family":"Rajwar","sequence":"additional","affiliation":[]},{"given":"Konrad","family":"Lai","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Legler","sequence":"additional","affiliation":[]},{"given":"Benjamin","family":"Schlegel","sequence":"additional","affiliation":[]},{"given":"Wolfgang","family":"Lehner","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","article-title":"Speculative lock elision: Enabling highly concurrent multithreaded execution","author":"rajwar","year":"2001","journal-title":"Proceedings of the 34th Annual International Symposium on Microarchitecture"},{"key":"22","doi-asserted-by":"crossref","first-page":"795","DOI":"10.14778\/3402707.3402719","article-title":"PALM: Parallel architecture-friendly latch-free modifications to B+ trees on many-core processors","volume":"4","author":"sewall","year":"2011","journal-title":"Proceedings of the VLDB Endowment"},{"key":"17","article-title":"Atomic transactional execution in hardware: A new high-performance abstraction for databases?","author":"rajwar","year":"2003","journal-title":"Int l Workshop High-Performance Transaction Systems"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/224964.224987"},{"key":"18","article-title":"Intel transactional synchronization extensions","author":"rajwar","year":"2012","journal-title":"Intel Developer Forum San Francisco 2012"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503232"},{"key":"15","article-title":"Concurrent cache-oblivious b-trees using transactional memory","author":"kuszmaul","year":"2006","journal-title":"Workshop on Transactional Memory Workloads"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/319628.319663"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698569"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.14778\/1453856.1453858"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/2338626.2338630"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.2200\/S00272ED1V01Y201006CAC011"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/325405.325409"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1137\/S0097539795288490"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/605398.605399"},{"year":"0","key":"2"},{"year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1806907.1806908"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250674"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379232"},{"journal-title":"Readings in Database Systems","year":"1988","author":"bayer","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1734663.1734671"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508263"},{"key":"8","article-title":"Cache-conscious concurrency control of main-memory indexes on shared-memory multiprocessor systems","author":"cha","year":"2001","journal-title":"Proceedings of the 27th International Conference on Very Large Data Bases"}],"event":{"name":"2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2014,2,15]]},"location":"Orlando, FL, USA","end":{"date-parts":[[2014,2,19]]}},"container-title":["2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6823235\/6835920\/06835957.pdf?arnumber=6835957","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,22]],"date-time":"2020-08-22T17:27:37Z","timestamp":1598117257000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6835957\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/hpca.2014.6835957","relation":{},"subject":[],"published":{"date-parts":[[2014,2]]}}}