{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:05:01Z","timestamp":1781885101286,"version":"3.54.5"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/hpca.2014.6835959","type":"proceedings-article","created":{"date-parts":[[2014,7,28]],"date-time":"2014-07-28T14:48:01Z","timestamp":1406558881000},"page":"500-511","source":"Crossref","is-referenced-by-count":24,"title":["3D stacking of high-performance processors"],"prefix":"10.1109","author":[{"given":"Philip","family":"Emma","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alper","family":"Buyuktosunoglu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michael","family":"Healy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Krishnan","family":"Kailas","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Valentin","family":"Puente","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Roy","family":"Yu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Allan","family":"Hartstein","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pradip","family":"Bose","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jaime","family":"Moreno","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.60"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.25"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176968"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.257"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169037"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"9","first-page":"69","article-title":"Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs","author":"mishra","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669141"}],"event":{"name":"2014 IEEE 20th International Symposium on High-Performance Computer Architecture (HPCA)","location":"Orlando, FL","start":{"date-parts":[[2014,2,15]]},"end":{"date-parts":[[2014,2,19]]}},"container-title":["2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6823235\/6835920\/06835959.pdf?arnumber=6835959","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T16:14:47Z","timestamp":1490285687000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6835959\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/hpca.2014.6835959","relation":{},"subject":[],"published":{"date-parts":[[2014,2]]}}}