{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:19:45Z","timestamp":1725617985903},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/hpca.2014.6835967","type":"proceedings-article","created":{"date-parts":[[2014,7,28]],"date-time":"2014-07-28T18:48:01Z","timestamp":1406573281000},"page":"579-590","source":"Crossref","is-referenced-by-count":6,"title":["Scalably verifiable dynamic power management"],"prefix":"10.1109","author":[{"given":"Opeoluwa","family":"Matthews","sequence":"first","affiliation":[]},{"given":"Meng","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Daniel J.","family":"Sorin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2002.1011412"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.11"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/43.875327"},{"key":"12","first-page":"288","article-title":"Verification of FLASH cache coherence protocol by aggregation of distributed transactions","author":"park","year":"1996","journal-title":"Proc Eighth Ann ACM Symp Parallel Algorithms and Architecture"},{"key":"3","doi-asserted-by":"crossref","first-page":"382","DOI":"10.1007\/978-3-540-30494-4_27","article-title":"A simple method for parameterized verification of cache coherence protocols","author":"chou","year":"2004","journal-title":"Formal Methods in Computer-Aided Design"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"1","first-page":"581","article-title":"BISIMULATOR: A modular tool for on-the-fly equivalence checking","author":"bergamini","year":"2005","journal-title":"Proceedings of TACAS'05 Volume 3440 of LNCS"},{"key":"10","first-page":"97","article-title":"Dynamically reconfiguring processor resources to reduce power consumption in high-performance processors","author":"maro","year":"2000","journal-title":"Proceedings of the Workshop on Power-aware Computer Systems"},{"key":"7","doi-asserted-by":"crossref","first-page":"437","DOI":"10.1007\/3-540-61474-5_97","article-title":"CADP - A protocol validation and verification toolbox","author":"fernandez","year":"1996","journal-title":"Proceedings of the 8th International Conference on Computer Aided Verification"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106812"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1992.276232"},{"key":"4","article-title":"Analysis of dynamic voltage scaling for system level energy management","author":"dhiman","year":"2008","journal-title":"Proceedings of the 2008 Conference on Power Aware Computing and Systems"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2009.5185383"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"}],"event":{"name":"2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2014,2,15]]},"location":"Orlando, FL, USA","end":{"date-parts":[[2014,2,19]]}},"container-title":["2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6823235\/6835920\/06835967.pdf?arnumber=6835967","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,13]],"date-time":"2019-08-13T08:06:29Z","timestamp":1565683589000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6835967\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/hpca.2014.6835967","relation":{},"subject":[],"published":{"date-parts":[[2014,2]]}}}