{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:16:42Z","timestamp":1763468202067},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/hpca.2014.6835969","type":"proceedings-article","created":{"date-parts":[[2014,7,28]],"date-time":"2014-07-28T14:48:01Z","timestamp":1406558881000},"page":"603-613","source":"Crossref","is-referenced-by-count":35,"title":["Dynamic management of TurboMode in modern multi-core chips"],"prefix":"10.1109","author":[{"given":"David","family":"Lo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christos","family":"Kozyrakis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","article-title":"Nutch: A flexible and scalable open-source web search engine","author":"khare","year":"2004","journal-title":"Tech Rep"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454145"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1816002"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC.2009.77"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.93"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253186"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542342"},{"journal-title":"IntelR Turbo Boost Technology in IntelR CoreTM Microarchitecture (Nehalem) Based Processors","year":"2008","key":"12"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2009.46"},{"key":"20","article-title":"System level analysis of fast, per-core dvfs using on-chip switching regulators","author":"kim","year":"2008","journal-title":"HPCA 2008"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382148"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/1944862.1944887"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755930"},{"key":"25","article-title":"Enterprise power and cooling: A chip-to- datacenter perspective","author":"patel","year":"2007","journal-title":"HotChips 19"},{"journal-title":"Cost model for planning development and operation of a data center","year":"2005","author":"patel","key":"26"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169031"},{"journal-title":"Power Management Architecture of the 2nd Generation IntelR CoreTM Microarchitecture Formerly Codenamed Sandy Bridge","year":"2011","author":"rotem","key":"28"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.19"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.2200\/S00193ED1V01Y200905CAC006"},{"key":"10","article-title":"Keynote","author":"hamilton","year":"2011","journal-title":"ISCA 2011"},{"journal-title":"The New AMD OpteronTM Processor Core Technology","year":"2011","key":"1"},{"key":"30","article-title":"Locality in search engine queries and its implications for caching","author":"xie","year":"2002","journal-title":"IEEE INFOCOM 2002"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1093\/bioinformatics\/bth474"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1740390.1740408"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306782"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/40.888701"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150982"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.65"}],"event":{"name":"2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2014,2,15]]},"location":"Orlando, FL, USA","end":{"date-parts":[[2014,2,19]]}},"container-title":["2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6823235\/6835920\/06835969.pdf?arnumber=6835969","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T19:45:44Z","timestamp":1490298344000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6835969\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/hpca.2014.6835969","relation":{},"subject":[],"published":{"date-parts":[[2014,2]]}}}