{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:50:21Z","timestamp":1759146621534},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/hpca.2014.6835977","type":"proceedings-article","created":{"date-parts":[[2014,7,28]],"date-time":"2014-07-28T18:48:01Z","timestamp":1406573281000},"page":"72-83","source":"Crossref","is-referenced-by-count":12,"title":["Accordion: Toward soft Near-Threshold Voltage Computing"],"prefix":"10.1109","author":[{"given":"Ulya R.","family":"Karpuzcu","sequence":"first","affiliation":[]},{"given":"Ismail","family":"Akturk","sequence":"additional","affiliation":[]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522340"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313834"},{"key":"35","article-title":"Soft error resilience of probabilistic inference applications","author":"wong","year":"2006","journal-title":"SELSE"},{"key":"18","article-title":"A 280mV-to-1.2V wide-operating-range IA-32 processor in 32nm CMOS","author":"jain","year":"2012","journal-title":"ISSCC"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151008"},{"key":"33","article-title":"Bitcoin and the age of bespoke silicon","author":"taylor","year":"2013","journal-title":"CASES"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/42411.42415"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2006.302738"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"14","article-title":"Reevaluating fast dual-voltage power rail switching circuitry","author":"dreslinski","year":"2012","journal-title":"WDDD"},{"key":"11","article-title":"Relax: An architectural framework for software recovery of hardware faults","author":"de kruijf","year":"2010","journal-title":"ISCA"},{"key":"12","article-title":"Design of ion-implanted MOSFETs with very small physical dimensions","author":"dennard","year":"1974","journal-title":"JSSC"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522348"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2012.6263951"},{"key":"22","article-title":"McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures","author":"li","year":"2009","journal-title":"Micro"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346196"},{"key":"24","article-title":"Imprecise results: Utilizing partial computations in real-time systems","author":"lin","year":"1987","journal-title":"Real-Time Systems Symposium"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168942"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/1806799.1806808"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457181"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228571"},{"key":"29","article-title":"Parallel synchronization-free approximate data structure construction","author":"rinnard","year":"2013","journal-title":"Workshop on Hot Topics in Parallelism"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306793"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2179038"},{"year":"2011","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.917729"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993518"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035451"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228567"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2005.58"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1146\/annurev.cs.01.060186.001445"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024863"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837411"}],"event":{"name":"2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2014,2,15]]},"location":"Orlando, FL, USA","end":{"date-parts":[[2014,2,19]]}},"container-title":["2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6823235\/6835920\/06835977.pdf?arnumber=6835977","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T23:35:42Z","timestamp":1490312142000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6835977\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/hpca.2014.6835977","relation":{},"subject":[],"published":{"date-parts":[[2014,2]]}}}