{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T04:32:17Z","timestamp":1767846737542,"version":"3.49.0"},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/hpca.2014.6835978","type":"proceedings-article","created":{"date-parts":[[2014,7,28]],"date-time":"2014-07-28T18:48:01Z","timestamp":1406573281000},"page":"84-95","source":"Crossref","is-referenced-by-count":38,"title":["Mosaic: Exploiting the spatial locality of process variation to reduce refresh energy in on-chip eDRAM modules"],"prefix":"10.1109","author":[{"given":"Aditya","family":"Agrawal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amin","family":"Ansari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Josep","family":"Torrellas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","article-title":"Process variation tolerant 3TlD-based cache architectures","author":"liang","year":"2007","journal-title":"Micro"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700556"},{"key":"35","article-title":"Adaptive mode control: A static-power-efficient cache design","author":"zhou","year":"2001","journal-title":"PACT"},{"key":"18","article-title":"McPAT : An integrated power, area, and timing modeling framework for multicore and manycore architectures","author":"li","year":"2009","journal-title":"Micro"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"33","author":"weste","year":"2000","journal-title":"Principles of CMOS VLSI Design A Systems Perspective"},{"key":"16","article-title":"A new investigation of data retention time in truly nanoscaled DRAMs","author":"kim","year":"2009","journal-title":"EDL"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.492.0333"},{"key":"14","article-title":"Probabilistic and variation-tolerant design: Key to continued moore's law","author":"karnik","year":"2004","journal-title":"TAU Workshop"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/16.678551"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICISS.1997.630243"},{"key":"21","article-title":"RAIDR: Retention-aware intelligent DRAM refresh","author":"liu","year":"2012","journal-title":"ISCA"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"22","article-title":"Characterization of spatial intrafield gate CD variability, its impact on circuit performance, and spatial masklevel correction","author":"orshansky","year":"2004","journal-title":"TSM"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/1062261.1062321"},{"key":"24","article-title":"GatedV dd: A circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED"},{"key":"25","author":"renau","year":"2005","journal-title":"SESC Simulator"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/66.554480"},{"key":"28","article-title":"POWER8","author":"stuecheli","year":"2013","journal-title":"Hot Chips"},{"key":"29","year":"0"},{"key":"3","article-title":"A 500 MHz random cycle 1.5ns latency, SOl embedded DRAM macro featuring a 3T micro sense amplifier","author":"barth","year":"2008","journal-title":"ISSCC"},{"key":"2","year":"2013","journal-title":"Intel EDRAM Attacks Graphics in Pre 3-D IC Days"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.13"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522336"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.93"},{"key":"30","author":"thoziyoor","year":"2008","journal-title":"CACTI 5 1 Technical Report"},{"key":"6","article-title":"A 700 MHz 2TIC embedded DRAM macro in a generic logic process with no boosted supplies","author":"chun","year":"2011","journal-title":"ISSCC"},{"key":"32","article-title":"POWER7: A highly parallel, scalable multi-core high end server processor","author":"wendel et ai","year":"0","journal-title":"ISSC"},{"key":"5","author":"choi","year":"2012","journal-title":"Methods of Operating DRAM Devices Having Adjustable Internal Refresh Cycles That Vary in Response to On-chip Temperature Changes"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"4","article-title":"Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy SIT-RAM, and refresh-optimized eDRAM","author":"chang","year":"2013","journal-title":"HPCA"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.82"},{"key":"8","article-title":"Drowsy caches: Simple techniques for reducing leakage power","author":"flautner","year":"2002","journal-title":"ISCA"}],"event":{"name":"2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)","location":"Orlando, FL, USA","start":{"date-parts":[[2014,2,15]]},"end":{"date-parts":[[2014,2,19]]}},"container-title":["2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6823235\/6835920\/06835978.pdf?arnumber=6835978","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T19:48:56Z","timestamp":1490298536000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6835978\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/hpca.2014.6835978","relation":{},"subject":[],"published":{"date-parts":[[2014,2]]}}}