{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:17:18Z","timestamp":1763468238044},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/hpca.2015.7056017","type":"proceedings-article","created":{"date-parts":[[2015,3,10]],"date-time":"2015-03-10T22:13:51Z","timestamp":1426025631000},"page":"1-12","source":"Crossref","is-referenced-by-count":21,"title":["Exploring architectural heterogeneity in intelligent vision systems"],"prefix":"10.1109","author":[{"given":"Nanchini","family":"Chandramoorthy","sequence":"first","affiliation":[]},{"given":"Giuseppe","family":"Tagliavini","sequence":"additional","affiliation":[]},{"given":"Kevin","family":"Irick","sequence":"additional","affiliation":[]},{"given":"Antonio","family":"Pullini","sequence":"additional","affiliation":[]},{"given":"Siddharth","family":"Advani","sequence":"additional","affiliation":[]},{"given":"Sulaiman","family":"Al Habsi","sequence":"additional","affiliation":[]},{"given":"Matthew","family":"Cotter","sequence":"additional","affiliation":[]},{"given":"John","family":"Sampson","sequence":"additional","affiliation":[]},{"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757390"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306794"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047129"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001338"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2005.177"},{"key":"ref12","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.48"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.18"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749755"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815968"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.5244\/C.2.23"},{"key":"ref18","article-title":"A 28nm hpm heterogeneous multi-core mobile application process with 2ghz cores and low power 1 ghz cores","author":"igarashi","year":"2014","journal-title":"ISSCC 2014"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.37"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.79"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.1986.4767851"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485925"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1167\/9.3.5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2013.6662517"},{"key":"ref29","first-page":"430","article-title":"Machine learning for high-speed corner detection","author":"rosten","year":"2006","journal-title":"Computer Vision-ECCV"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024949"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333747"},{"key":"ref7","article-title":"Hexagon dsp: An architecture optimized for mobile multimedia and communications","author":"codrescu","year":"2013","journal-title":"HOTCHIPS"},{"key":"ref2","first-page":"469481","article-title":"Face recognition with local binary patterns","author":"ahonen","year":"2004","journal-title":"Computer Vision - ECCV 2004"},{"key":"ref9","article-title":"Axr-cmp: Architecture support in accelerator-rich cmps","author":"cong","year":"0","journal-title":"Workshop on SoC Architecture Accelerators & Workloads"},{"year":"0","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-007-0118-0"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000080"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.90"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/AVSS.2009.72"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228465"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669160"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228568"}],"event":{"name":"2015 IEEE 21st International Symposium on High-Performance Computer Architecture (HPCA)","start":{"date-parts":[[2015,2,7]]},"location":"Burlingame, CA","end":{"date-parts":[[2015,2,11]]}},"container-title":["2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7048058\/7056013\/07056017.pdf?arnumber=7056017","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,2]],"date-time":"2020-10-02T20:49:45Z","timestamp":1601671785000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7056017\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/hpca.2015.7056017","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}