{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:05:16Z","timestamp":1729613116219,"version":"3.28.0"},"reference-count":49,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/hpca.2015.7056019","type":"proceedings-article","created":{"date-parts":[[2015,3,10]],"date-time":"2015-03-10T22:13:51Z","timestamp":1426025631000},"page":"26-38","source":"Crossref","is-referenced-by-count":7,"title":["VSR sort: A novel vectorised sorting algorithm & architecture extensions for future microprocessors"],"prefix":"10.1109","author":[{"given":"Timothy","family":"Hayes","sequence":"first","affiliation":[]},{"given":"Oscar","family":"Palomar","sequence":"additional","affiliation":[]},{"given":"Osman","family":"Unsal","sequence":"additional","affiliation":[]},{"given":"Adrian","family":"Cristal","sequence":"additional","affiliation":[]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/359619.359631"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/318898.318923"},{"journal-title":"IA-32 Intel&#x00AF Architecture Optimization Reference Manual","year":"2014","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363733"},{"journal-title":"Fast Sort on CPUs GPUs and Intel MIC Architectures","year":"2010","author":"satish","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1816021"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1561\/1900000024"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305148"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003586"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2048147.2048207"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1137\/0217049"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/EMPDP.2003.1183613"},{"key":"ref2","first-page":"1286","article-title":"CellSort: High Performance Sorting on the Cell Processor","author":"gedik","year":"2007","journal-title":"VLDB'07 Proceedings of the 33rd international conference on Very large data bases"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.14778\/1454159.1454171"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.14778\/1687627.1687730"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626411000187"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1142473.1142511"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/InPar.2012.6339601"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161005"},{"key":"ref26","first-page":"225","article-title":"MonetDB\/X100: Hyper-Pipelining Query Execution","volume":"5","author":"boncz","year":"2005","journal-title":"Biennial Conference on Innovative Data Systems Research ser CIDR"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762730"},{"journal-title":"Intel®Architecture Instruction Set Extensions Programming Reference","year":"2014","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277935"},{"key":"ref40","article-title":"Parallel neighbor-sort (or the glory of the induction principle)","author":"habermann","year":"1972","journal-title":"Tech Rep"},{"key":"ref12","article-title":"Introduction to Intel®Advanced Vector Extensions","author":"lomont","year":"2011","journal-title":"Intel White Paper"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/359327.359336"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.24"},{"key":"ref15","article-title":"Intel® Xeon Phi™ coprocessor (codename Knights Corner)","author":"chrysos","year":"2012","journal-title":"Proceedings of the 24th Hot Chips Symposium ser HC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1399504.1360617"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645807"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950427"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1007\/978-0-387-09661-2_2","article-title":"Sorting Units for FPGA-Based Embedded Systems","volume":"271","author":"marcelino","year":"2008","journal-title":"Distributed Embedded Systems Design Middleware and Resources ser IFIP The International Federation for Information Processing"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/0167-8191(90)90074-J"},{"key":"ref3","first-page":"189","article-title":"AA-Sort: A New Parallel Sorting Algorithm for Multi-Core SIMD Processors","author":"inoue","year":"2007","journal-title":"Proceedings International Conference on Parallel Architectures and Compilation Techniques PACT"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1109\/TSE.1978.231484","article-title":"sorting on star","volume":"se 4","author":"stone","year":"1978","journal-title":"IEEE Transactions on Software Engineering"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1807167.1807207"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000080"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/125826.126164"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.38"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.124"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/2145816.2145840"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2312005.2312018"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.30"},{"key":"ref47","first-page":"694","article-title":"CACTIP: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques","author":"li","year":"2011","journal-title":"International Conference on Computer-Aided Design ser ICCAD"},{"key":"ref42","article-title":"An Empirical Study of Intel Xeon Phi","author":"fang","year":"2013","journal-title":"arXiv preprint arXiv 1310 5842"},{"key":"ref41","doi-asserted-by":"crossref","first-page":"307","DOI":"10.1145\/1468075.1468121","article-title":"Sorting networks and their applications","author":"batcher","year":"1968","journal-title":"Proceedings of the April 30–May 2 1968 Spring Joint Computer Conference ser AFIPS '68"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676201"},{"journal-title":"The Art of Computer Programming Volume 3 Sorting and Searching","year":"1998","author":"knuth","key":"ref43"}],"event":{"name":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2015,2,7]]},"location":"Burlingame, CA, USA","end":{"date-parts":[[2015,2,11]]}},"container-title":["2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7048058\/7056013\/07056019.pdf?arnumber=7056019","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T07:03:59Z","timestamp":1498201439000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7056019\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":49,"URL":"https:\/\/doi.org\/10.1109\/hpca.2015.7056019","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}