{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:34:46Z","timestamp":1772724886732,"version":"3.50.1"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/hpca.2015.7056030","type":"proceedings-article","created":{"date-parts":[[2015,3,10]],"date-time":"2015-03-10T18:13:51Z","timestamp":1426011231000},"page":"161-173","source":"Crossref","is-referenced-by-count":45,"title":["GPU voltage noise: Characterization and hierarchical smoothing of spatial and temporal voltage noise interference in GPU architectures"],"prefix":"10.1109","author":[{"given":"Jingwen","family":"Leng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yazhou","family":"Zu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijay Janapa","family":"Reddi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364663"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283808"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"381","DOI":"10.1109\/HPCA.2008.4658654","article-title":"Decor: A delayed commit and rollback mechanism for handling inductive noise in processors","author":"gupta","year":"2008","journal-title":"High Performance Computer Architecture 2008 HPCA 2008 IEEE 14th International Symposium on"},{"key":"ref13","article-title":"Comparison of Split-Versus Connected-Core Supplies in the POWER6 Micro-processor","author":"james","year":"2007","journal-title":"International Solid-State Circuits Conference (ISSCC)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183526"},{"key":"ref15","article-title":"Active Management of Timing Guard-band to Save Energy in POWER 7","author":"lefurgy","year":"2011","journal-title":"Proceedings of the International Symposium on Microarchitecture (MICRO)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485964"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485964"},{"key":"ref18","article-title":"Energy Efficiency Benefits of Reducing the Voltage Guardband on the Kepler GPU Architecture","author":"leng","year":"2014","journal-title":"Proc 2nd Workshop Silicon Errors Logic-Syst Effects (SELSE)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627605"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2012.6402918"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.35"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2010.5452013"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref8","article-title":"Variation-Aware Processor Architectures with Aggressive Operating Margins","author":"gupta","year":"2009"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995694"},{"key":"ref2","author":"bakhoda","year":"0","journal-title":"GPGPU-Sim"},{"key":"ref9","article-title":"An event-guided approach to handing Inductive noise in processors","author":"gupta","year":"2009","journal-title":"Proceedings of the Conference on Design Automation and Test in Europe (DATE)"},{"key":"ref1","year":"0","journal-title":"The Green500 list"},{"key":"ref20","doi-asserted-by":"crossref","DOI":"10.1145\/2366231.2337188","article-title":"VRSync: Characterizing and Eliminating Synchronization-induced Voltage Emergencies in Many-core Processors","author":"miller","year":"2012","journal-title":"Proceedings of the International Symposium on Computer Architecture (ISCA)"},{"key":"ref22","year":"2011","journal-title":"NVIDIA CUDA Programming guide"},{"key":"ref21","year":"2009","journal-title":"Fermi Compute Architecture Whitepaper"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871562"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859628"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798233"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630114"}],"event":{"name":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)","location":"Burlingame, CA, USA","start":{"date-parts":[[2015,2,7]]},"end":{"date-parts":[[2015,2,11]]}},"container-title":["2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7048058\/7056013\/07056030.pdf?arnumber=7056030","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T03:04:00Z","timestamp":1498187040000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7056030\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/hpca.2015.7056030","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}