{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:14:02Z","timestamp":1787012042617,"version":"build-2736575974"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/hpca.2015.7056035","type":"proceedings-article","created":{"date-parts":[[2015,3,10]],"date-time":"2015-03-10T18:13:51Z","timestamp":1426011231000},"page":"223-234","source":"Crossref","is-referenced-by-count":42,"title":["Supporting superpages in non-contiguous physical memory"],"prefix":"10.1109","author":[{"given":"Yu","family":"Du","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Miao","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bruce R.","family":"Childers","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daniel","family":"Mosse","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rami","family":"Melhem","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1810085.1810109"},{"key":"ref31","article-title":"Ptlsim: A cycle accurate full system x86-64 microar-chitectural simulator","author":"yourst","year":"2007","journal-title":"ISPASS"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.65"},{"key":"ref10","author":"dongarra","year":"0","journal-title":"Introduction to the HPC Challenge Benchmark Suite"},{"key":"ref11","article-title":"General purpose operating system support for multiple page sizes","author":"ganapathy","year":"1998","journal-title":"USENIX ATC"},{"key":"ref12","article-title":"Efficient memory virtualization","author":"gandhi","year":"2014","journal-title":"Micro"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2491956.2462171"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150989"},{"key":"ref15","year":"1997","journal-title":"Intel 64 and IA-32 Architectures Developer's Manual"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241620"},{"key":"ref17","article-title":"Raidr: Retention-aware intelligent dram refresh","author":"liu","year":"2012","journal-title":"ISCA"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1060289.1060299"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835964"},{"key":"ref28","article-title":"Tradeoffs in supporting two page sizes","author":"talluri","year":"1992","journal-title":"ISCA"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485943"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.26"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815970"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540741"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.13"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749717"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736060"},{"key":"ref2","article-title":"Refresh now and then","author":"baek","year":"2013","journal-title":"IEEE TC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611972740.43"},{"key":"ref1","year":"2009","journal-title":"Linux memory page offiining"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.32"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2312005.2312018"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"}],"event":{"name":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)","location":"Burlingame, CA, USA","start":{"date-parts":[[2015,2,7]]},"end":{"date-parts":[[2015,2,11]]}},"container-title":["2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7048058\/7056013\/07056035.pdf?arnumber=7056035","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T14:38:07Z","timestamp":1490366287000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7056035\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/hpca.2015.7056035","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}