{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T13:20:43Z","timestamp":1773840043641,"version":"3.50.1"},"reference-count":73,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/hpca.2015.7056040","type":"proceedings-article","created":{"date-parts":[[2015,3,10]],"date-time":"2015-03-10T22:13:51Z","timestamp":1426025631000},"page":"283-295","source":"Crossref","is-referenced-by-count":198,"title":["NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules"],"prefix":"10.1109","author":[{"given":"Amin","family":"Farmahini-Farahani","sequence":"first","affiliation":[]},{"given":"Jung Ho","family":"Ahn","sequence":"additional","affiliation":[]},{"given":"Katherine","family":"Morrow","sequence":"additional","affiliation":[]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref73","article-title":"Row-Buffer Decoupling: A Case for Low-Latency DRAM Microarchitecture","year":"2014","journal-title":"Intl Symp on Computer Architecture"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"ref71","article-title":"Hybrid memory cube (HMC)","author":"pawlowski","year":"2011","journal-title":"Hot Chips 23"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-011-0735-9"},{"key":"ref39","first-page":"42","article-title":"A 1.2V 23nm 6F2 4Gb DDR3 SDRAM with local-bitline sense amplifier, hybrid LIO sense amplifier and dummy-less array architecture","author":"lim","year":"2012","journal-title":"IEEE Intl Solid-State Circuits Conference"},{"key":"ref38","first-page":"130","article-title":"8Gb 3D DDR3 DRAM using through-silicon-via technology","author":"kang","year":"0"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412157"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2001.913368"},{"key":"ref31","author":"tripp","year":"2008","journal-title":"A Survey of Multi-Core Coarse-Grained Reconfigurable Arrays for Embedded Applications"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485935"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109630"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164731"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2380403.2380426"},{"key":"ref34","article-title":"A scalable GPU architecture based on dynamically reconfigurable embedded processor","author":"lee","year":"2011","journal-title":"High Performance Graphics Posters"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749739"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915091"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844485"},{"key":"ref63","first-page":"225","article-title":"CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit","author":"ye","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749755"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624600"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168878"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/2.839323"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155660"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665703"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485939"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.30"},{"key":"ref69","article-title":"A near-memory processor for vector, streaming and bit manipulation workloads","author":"mingliang wei","year":"2005","journal-title":"UIUC Tech report"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2013.2283277"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"ref20","article-title":"DRAMA: An Architecture for Accelerated Processing near Memory","author":"farmahini-farahani","year":"2014","journal-title":"IEEE Comput Archit Lett"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485955"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870808"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2491956.2462163"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.51"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435296"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"key":"ref50","year":"2014","journal-title":"CORAL Benchmark Codes"},{"key":"ref51","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815968"},{"key":"ref58","author":"chandrasekar","year":"0","journal-title":"Drampower Open-source Dram Power & Energy Estimation Tool"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.15"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2002.1012767"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/2445572.2445577"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref10","article-title":"A processing in memory taxonomy and a case for studying fixed-function PIM","author":"loh","year":"2013","journal-title":"Workshop on Near-Data Processing"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628842"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176868"},{"key":"ref12","article-title":"High-level programming model abstractions for processing in memory","author":"chu","year":"2013","journal-title":"Workshop on Near-Data Processing"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.4"},{"key":"ref14","article-title":"Die stacking is happening (keynote)","author":"black","year":"2013","journal-title":"Intl Symp on Microarchitecture"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176969"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.58"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702348"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522329"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514197"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/192161.192194"},{"key":"ref6","first-page":"192","article-title":"FlexRAM: Toward an advanced intelligent memory system","author":"keen","year":"1999","journal-title":"Intl Conf on Computer Design VLSI in Computers and Processors"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1992.591879"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"192","DOI":"10.1145\/279361.279387","article-title":"Active Pages: A computation model for intelligent memory","author":"oskin","year":"1998","journal-title":"Intl Symp on Computer Architecture"},{"key":"ref7","first-page":"161","article-title":"Smart Memories: a modular reconfigurable architecture","author":"mai","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref49","author":"stratton","year":"2012","journal-title":"Parboil A Revised Benchmark Suite for Scientific and Commercial Throughput Computing"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.54"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.17"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306794"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/eScience.2008.59"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379007"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540726"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485943"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485927"}],"event":{"name":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)","location":"Burlingame, CA, USA","start":{"date-parts":[[2015,2,7]]},"end":{"date-parts":[[2015,2,11]]}},"container-title":["2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7048058\/7056013\/07056040.pdf?arnumber=7056040","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,8]],"date-time":"2023-08-08T17:31:58Z","timestamp":1691515918000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7056040\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":73,"URL":"https:\/\/doi.org\/10.1109\/hpca.2015.7056040","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}