{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:20:30Z","timestamp":1767183630243},"reference-count":42,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/hpca.2015.7056041","type":"proceedings-article","created":{"date-parts":[[2015,3,10]],"date-time":"2015-03-10T22:13:51Z","timestamp":1426025631000},"page":"296-308","source":"Crossref","is-referenced-by-count":4,"title":["Alloy: Parallel-serial memory channel architecture for single-chip heterogeneous processor systems"],"prefix":"10.1109","author":[{"given":"Hao","family":"Wang","sequence":"first","affiliation":[]},{"given":"Chang-Jae","family":"Park","sequence":"additional","affiliation":[]},{"given":"Gyung-su","family":"Byun","sequence":"additional","affiliation":[]},{"given":"Jung Ho","family":"Ahn","sequence":"additional","affiliation":[]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"journal-title":"Radeon HD 8000 Series","year":"2014","key":"ref38"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.21"},{"key":"ref32","first-page":"244","article-title":"A 400MHz - 1.6GHz fast lock, jitter filtering ADDLL based burst mode memory interface","author":"hossain","year":"2013","journal-title":"Symposium on VLSI Circuits (VLSIC)"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040230"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"journal-title":"AMD A10-6800K specifications","year":"0","key":"ref37"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370873"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref10","article-title":"A 0.94mW\/Gb\/s 22Gb\/s 2-tap partial-response DFE receiver in 40nm LP CMOS","author":"jung","year":"2013","journal-title":"ISSCC"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555788"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176950"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005535"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746391"},{"key":"ref14","article-title":"A 20-Gb\/s, 0.66-pJ\/bit serial receiver with 2-stage continuous-time linear equalizer and 1-tap decision feedback equalizer in 45nm SOI CMOS","author":"proesel","year":"2011","journal-title":"IEEE Symposium on VLSI Circuits"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164023"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243810"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040117"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746390"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346190"},{"key":"ref28","article-title":"Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems","author":"lin","year":"2008","journal-title":"HPCA"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237195"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"ref6","article-title":"Needs, challenges and status in low-cost silicon interposers","author":"vodharalli","year":"2012","journal-title":"Global Interposer Technology Workshop (GIT)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370869"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2012.6263039"},{"key":"ref8","article-title":"Energy efficient multi-Gb\/s I\/O: circuit and system design techniques","author":"casper","year":"2011","journal-title":"IEEE Workshop on Microelectronics and Electron Devices"},{"journal-title":"Samsung Electronics Rev 1 3","article-title":"240pin unbuffered DIMM based on 4Gb B-die - Datasheet","year":"2012","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193843"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176876"},{"journal-title":"IBM Power 795 Technical Overview and Introduction","year":"2013","key":"ref20"},{"journal-title":"The AMD Memory Roadmap DDR 3 FBD and G3MX Examined","year":"2007","key":"ref22"},{"journal-title":"Intel® 7500\/7510\/7512 scalable memory buffer Datasheet","year":"2011","key":"ref21"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763155"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"ref41","article-title":"BOOM: Enabling mobile memory based low-power server DIMMs","author":"yoon","year":"2012","journal-title":"ISCA"},{"key":"ref23","article-title":"Staged memory scheduling: achieving high performance and scalability in heterogeneous systems","author":"ausavarungnirun","year":"2012","journal-title":"ISCA"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237034"},{"journal-title":"Rev 1 1","article-title":"Hybrid memory cube specification","year":"2014","key":"ref25"}],"event":{"name":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2015,2,7]]},"location":"Burlingame, CA, USA","end":{"date-parts":[[2015,2,11]]}},"container-title":["2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7048058\/7056013\/07056041.pdf?arnumber=7056041","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T20:16:16Z","timestamp":1490386576000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7056041\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/hpca.2015.7056041","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}