{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:17:16Z","timestamp":1763468236466},"reference-count":42,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/hpca.2015.7056042","type":"proceedings-article","created":{"date-parts":[[2015,3,10]],"date-time":"2015-03-10T22:13:51Z","timestamp":1426025631000},"page":"309-319","source":"Crossref","is-referenced-by-count":28,"title":["Reducing read latency of phase change memory via early read and Turbo Read"],"prefix":"10.1109","author":[{"given":"Prashant J.","family":"Nair","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chiachen","family":"Chou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bipin","family":"Rajendran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Moinuddin K.","family":"Qureshi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref39","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"ref38","article-title":"Tiered-latency dram: A low latency and low cost dram architecture","author":"lee","year":"2013","journal-title":"HPCA"},{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1109\/LCA.2014.2332177"},{"key":"ref32","article-title":"Flipping bits in memory without accessing them: An experimental study of dram disturbance errors","author":"kim","year":"2014","journal-title":"ISCA"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1109\/HPCA.2012.6168941"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1109\/HPCA.2011.5749752"},{"doi-asserted-by":"publisher","key":"ref37","DOI":"10.1145\/1815961.1815981"},{"doi-asserted-by":"publisher","key":"ref36","DOI":"10.1109\/HPCA.2012.6169027"},{"key":"ref35","article-title":"Controlling program parameters to increase nand flash life for ssd applications","author":"race","year":"2014","journal-title":"NVMW"},{"doi-asserted-by":"publisher","key":"ref34","DOI":"10.1145\/1669112.1669116"},{"key":"ref10","article-title":"Preset: Improving performance of phase change memories by exploiting asymmetry in write times","author":"qureshi","year":"2012","journal-title":"ISCA"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1145\/2155620.2155642"},{"key":"ref40","article-title":"Block-based multi-period refresh for energy efficient dynamic memory","author":"kim","year":"2001","journal-title":"ASIC\/SOC Conference 2001 Proceedings 14th Annual IEEE International"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/MICRO.2012.10"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1201\/b11354"},{"year":"0","author":"hanzawa","article-title":"A 512kb embedded phase change memory with 416kb\/s write throughput at 100?A cell write current","key":"ref14"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/JSSC.2004.829399"},{"year":"2011","journal-title":"Understanding The New Bit Error Rate DRAM Timing Specifications","key":"ref16"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1016\/S0019-9958(61)80037-5"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/IEDM.2008.4796655"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/TED.2010.2042768"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1109\/MICRO.2014.57"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/1669112.1669117"},{"year":"0","author":"koob","journal-title":"Foundations of Dependable Computing System Implementation","key":"ref27"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/1555754.1555758"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/1815961.1815980"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1145\/2485922.2485958"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/1815961.1816014"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/2155620.2155658"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/MICRO.2010.46"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/1555754.1555760"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/HPCA.2010.5416645"},{"year":"2011","author":"qureshi","journal-title":"Synthesis Lectures on Computer Architectures","key":"ref1"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/LED.2011.2168374"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/ISSCC.2012.6176872"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.7873\/DATE.2013.088"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/JSSC.2010.2084491"},{"doi-asserted-by":"publisher","key":"ref42","DOI":"10.1145\/2485922.2485929"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/TCSI.2012.2220459"},{"key":"ref41","article-title":"Raidr: Retention-aware intelligent dram refresh","author":"liu","year":"2012","journal-title":"ISCA"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/ICCD.2005.43"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1016\/j.sse.2008.01.009"}],"event":{"name":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2015,2,7]]},"location":"Burlingame, CA, USA","end":{"date-parts":[[2015,2,11]]}},"container-title":["2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7048058\/7056013\/07056042.pdf?arnumber=7056042","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T20:13:13Z","timestamp":1490386393000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7056042\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/hpca.2015.7056042","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}