{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T07:56:15Z","timestamp":1767858975255,"version":"3.49.0"},"reference-count":65,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/hpca.2015.7056047","type":"proceedings-article","created":{"date-parts":[[2015,3,10]],"date-time":"2015-03-10T22:13:51Z","timestamp":1426025631000},"page":"366-377","source":"Crossref","is-referenced-by-count":24,"title":["Understanding idle behavior and power gating mechanisms in the context of modern benchmarks on CPU-GPU Integrated systems"],"prefix":"10.1109","author":[{"given":"Manish","family":"Arora","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Srilatha","family":"Manne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Indrani","family":"Paul","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nuwan","family":"Jayasena","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dean M.","family":"Tullsen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","year":"2011","journal-title":"Energy-Efficient Platforms - Considerations for Application Software and Services"},{"key":"ref38","article-title":"Sub 50nm finfet: Pmos","author":"huang","year":"1999","journal-title":"Electron Devices Meeting"},{"key":"ref33","article-title":"Idleness is not sloth","author":"golding","year":"1995","journal-title":"USENIX Technical Conference Proceedings"},{"key":"ref32","article-title":"Amd's llano fusion apu","author":"foley","year":"2011","journal-title":"Hot Chips"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379233"},{"key":"ref30","article-title":"Drowsy caches: Simple techniques for reducing leakage power","author":"flautner","year":"2002","journal-title":"ISCA"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2005.195553"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349303"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749739"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859638"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333745"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2010.5650339"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.12"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379016"},{"key":"ref28","article-title":"The synergy between power-aware memory systems and processor voltage scaling","author":"fan","year":"2004","journal-title":"Power Aware Computing and Systems Conference"},{"key":"ref64","article-title":"Runtime identification of microprocessor energy saving opportunities","author":"lloyd bircher","year":"2005","journal-title":"ISLPED"},{"key":"ref27","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2011.110911"},{"key":"ref29","article-title":"esign solutions for the bulldozer 32nm soi 2-core processor module in an 8-core cpu","author":"fischer","year":"2011","journal-title":"ISSCC"},{"key":"ref2","year":"0","journal-title":"AMD SimNow Simulator"},{"key":"ref1","year":"0"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228512"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950392"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/12.966492"},{"key":"ref24","article-title":"Prediction of cpu idle-busy activity pattern","author":"diao","year":"2008","journal-title":"HPCA"},{"key":"ref23","article-title":"Analysis of dynamic voltage scaling for system level energy management","author":"dhiman","year":"2008","journal-title":"Conference on power aware computing and systems"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176260"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250699"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/1925109.1925112"},{"key":"ref51","first-page":"319","article-title":"Power management of online data-intensive services","author":"meisner","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006220"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/502034.502044"},{"key":"ref57","article-title":"Cpuidle do nothing efficiently","author":"pallipadi","year":"2006","journal-title":"the Linux Symposium"},{"key":"ref56","article-title":"AMD Trinity APU","author":"nussbaum","year":"2012","journal-title":"Hot Chips"},{"key":"ref55","doi-asserted-by":"crossref","DOI":"10.1535\/itj.1002.03","article-title":"Power and thermal management in the intel core duo processors","author":"naveh","year":"2006","journal-title":"Intel Technology Journal"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/514199.514200"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/2212908.2212928"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151009"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.443"},{"key":"ref11","article-title":"Policy optimization for dynamic power management","author":"benini","year":"2006","journal-title":"Trans Computer-Aided Design Integrated Circuits and Systems"},{"key":"ref40","article-title":"oftware data spreading: Leveraging distributed caches to improve single thread performance","author":"kamruzzaman","year":"2010","journal-title":"PLDI"},{"key":"ref12","article-title":"Predictive power management for multi-core processors","author":"bircher","year":"2012","journal-title":"ISCA"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126602000665"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816000"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/782827.782829"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349330"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.36"},{"key":"ref19","article-title":"Dynamic power management using adaptive learning tree","author":"chung","year":"1999","journal-title":"ICCAD"},{"key":"ref4","year":"0","journal-title":"Windows performance analysis"},{"key":"ref3","year":"0","journal-title":"The idle governor in linux kernel"},{"key":"ref6","year":"2011","journal-title":"PCMark 7 PC performance testing white paper"},{"key":"ref5","year":"2011","journal-title":"Advanced Configuration and Power Interface Specification Revision 5 0"},{"key":"ref8","article-title":"Sleepserver: A software-only approach for reducing the energy consumption of pcs within enterprise environments","author":"agarwal","year":"2010","journal-title":"USENIX Annual Technical Conference"},{"key":"ref7","year":"2012","journal-title":"BIOS and Kernel Developer's Guide (BKDG) for AMD Family 15h Models 00h-0Fh Processors"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508269"},{"key":"ref9","article-title":"Idlepower: Application-aware management of processor idle states","author":"amur","year":"2008","journal-title":"Workshop on Managed Many-Core Systems"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749737"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594331"},{"key":"ref48","article-title":"Pipeline gating: Speculation control for energy management","author":"manne","year":"1998","journal-title":"ISCA"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1975.9792"},{"key":"ref42","article-title":"The wiener rms (room mean square) error criterion in filter design and prediction","author":"levinson","year":"1947","journal-title":"Journal of Mathematics and Physics"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2009.46"},{"key":"ref44","article-title":"Sleepscale: Runtime joint speed scaling and sleep states management for power efficient data centers","author":"liu","year":"2014","journal-title":"ISCA"},{"key":"ref43","article-title":"Optimizing mode transition sequences in idle intervals for component-level and system-level energy minimization","author":"liu","year":"2004","journal-title":"ICCAD"}],"event":{"name":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)","location":"Burlingame, CA, USA","start":{"date-parts":[[2015,2,7]]},"end":{"date-parts":[[2015,2,11]]}},"container-title":["2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7048058\/7056013\/07056047.pdf?arnumber=7056047","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T07:04:01Z","timestamp":1498201441000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7056047\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":65,"URL":"https:\/\/doi.org\/10.1109\/hpca.2015.7056047","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}