{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T23:42:02Z","timestamp":1769816522497,"version":"3.49.0"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/hpca.2015.7056048","type":"proceedings-article","created":{"date-parts":[[2015,3,10]],"date-time":"2015-03-10T18:13:51Z","timestamp":1426011231000},"page":"378-389","source":"Crossref","is-referenced-by-count":75,"title":["Power punch: Towards non-blocking power-gating of NoC routers"],"prefix":"10.1109","author":[{"given":"Lizhong","family":"Chen","sequence":"first","affiliation":[]},{"given":"Di","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[]},{"given":"Timothy M.","family":"Pinkston","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627663"},{"key":"ref30","year":"2014"},{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1145\/2678373.2665680","article-title":"SCORPIO: a 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering","author":"daya","year":"2014","journal-title":"International Symposium on Computer Architecture (ISCA)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.58"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749724"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378782"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798251"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669144"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434077"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349303"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.29"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522345"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 Simulator","volume":"39","author":"binkert","year":"2011","journal-title":"Computer Architecture News"},{"key":"ref27","first-page":"6","article-title":"Power-aware NoCs through routing and topology reconfiguration","author":"parikh","year":"2014","journal-title":"Proc ACM\/EDAC\/IEEE 51st Design Autom Conf (DAC)"},{"key":"ref3","article-title":"Parsec 2.0: A new benchmark suite for chip-multiprocessors","author":"bienia","year":"2009","journal-title":"Proceedings of the 5th Annual Workshop on Modeling Benchmarking and Simulation"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.33"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.25"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815976"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835940"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485950"},{"key":"ref1","year":"2014"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"150","DOI":"10.1145\/1273440.1250681","article-title":"Express virtual channels: Towards the ideal interconnection fabric","author":"kumar","year":"2007","journal-title":"International Symposium on Computer Architecture (ISCA)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.59"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594331"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484015"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749737"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.16"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492722"}],"event":{"name":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)","location":"Burlingame, CA, USA","start":{"date-parts":[[2015,2,7]]},"end":{"date-parts":[[2015,2,11]]}},"container-title":["2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7048058\/7056013\/07056048.pdf?arnumber=7056048","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T03:04:01Z","timestamp":1498187041000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7056048\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/hpca.2015.7056048","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}