{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:17:18Z","timestamp":1763468238034,"version":"3.28.0"},"reference-count":63,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/hpca.2015.7056053","type":"proceedings-article","created":{"date-parts":[[2015,3,10]],"date-time":"2015-03-10T22:13:51Z","timestamp":1426025631000},"page":"439-450","source":"Crossref","is-referenced-by-count":7,"title":["Balancing reliability, cost, and performance tradeoffs with FreeFault"],"prefix":"10.1109","author":[{"given":"Dong Wan","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mattan","family":"Erez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Technical Report LLNL-TR- 490254","article-title":"Hydrodynamics Challenge Problem, Lawrence Livermore National Laboratory","year":"0","key":"ref39"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858414"},{"year":"2011","key":"ref33"},{"year":"2010","key":"ref32"},{"journal-title":"Synchronous DRAM Architectures Organizations and Alternative Technologies","year":"2002","author":"jacob","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736023"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544426"},{"key":"ref36","article-title":"Reliability Models for Double Chipkill Detect\/Correct Memory Systems","author":"jian","year":"2013","journal-title":"SELSE"},{"year":"2013","key":"ref35"},{"year":"2011","key":"ref34"},{"journal-title":"UEFI Specification Version 2 4 (Errata B)","year":"2014","key":"ref60"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.31"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749752"},{"key":"ref63","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1145\/360128.360134","article-title":"A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality","author":"zhang","year":"2000","journal-title":"Proceedings of the 33rd annual ACM\/IEEE international symposium on Microarchitecture"},{"journal-title":"Intel Xeon Processor E7 Family Reliability Availability and Serviceability","year":"2011","key":"ref28"},{"journal-title":"Intel Xeon Processor E5620 (12M Cache 2 40 GHz 5 86 GT\/s Intel QPI)","year":"2010","key":"ref27"},{"journal-title":"Intel 64 and IA-32 Architectures Software Developers Manual Volume 1 Basic Architecture","year":"2011","key":"ref29"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654102"},{"journal-title":"BIOS and Kernel Developer's Guide (BKDG) for AMD Family 15h Models 00h-0Fh Processors","year":"2013","key":"ref1"},{"journal-title":"HP Integrity rx2800 i2 Server Achieve high performance with the mission-critical rackmount server","year":"2011","key":"ref20"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1145\/2189750.2150989","article-title":"Cosmic rays don't strike twice: understanding the nature of DRAM errors and the implications for system design","volume":"40","author":"hwang","year":"2012","journal-title":"ACM SIGARCH Computer Architecture News"},{"journal-title":"MacSim","year":"0","key":"ref21"},{"journal-title":"Enhancing IBM Netfinity Server Reliability","year":"1999","key":"ref24"},{"journal-title":"Hynix Semi-conductor Inc","article-title":"Blazing A Trail to High Performance Graphics","year":"2011","key":"ref23"},{"journal-title":"Intel Xeon Processor E5520 (8M Cache 2 26 GHz 5 86 GT\/s Intel QPI)","year":"2009","key":"ref26"},{"journal-title":"IBM System x3850 X6 and x3950 X6 Planning and Implementation Guide","year":"2014","key":"ref25"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/24.52622"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.13"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/4.165332"},{"journal-title":"SPEC CPU 2006","year":"2006","key":"ref57"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503257"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.13"},{"key":"ref54","doi-asserted-by":"crossref","first-page":"234","DOI":"10.1145\/356989.357011","article-title":"Symbiotic jobscheduling for a simultaneous mutlithreading processor","volume":"35","author":"snavely","year":"2000","journal-title":"ACM SIGPLAN Notices"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"ref10","article-title":"A White Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory","author":"dell","year":"1997","journal-title":"IBM Microelectronics Division"},{"key":"ref11","article-title":"Unstructured Adaptive (UA) NAS Parallel Benchmark, Version 1.0","volume":"6","author":"feng","year":"2004","journal-title":"NASA Technical Report NAS-04"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.37"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2318916.2318930"},{"key":"ref13","article-title":"Arithmetic data cube as a data intensive benchmark","author":"frumkin","year":"2003","journal-title":"National Aeronautics and Space Administration"},{"journal-title":"FUJITSU Server PRIMERGY & PRIMEQUEST Memory performance of Xeon E7-8800 \/ 4800 v2 (Ivy Bridge-EX) based systems","year":"2014","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503215"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263599"},{"key":"ref17","article-title":"Cache with finely granular locked-down regions","author":"green","year":"2000","journal-title":"US Patent"},{"key":"ref18","article-title":"IBM Power Systems: Designed for Availability","author":"henderson","year":"2009","journal-title":"Tech Rep POW03020-USEN-01"},{"journal-title":"Hybrid Memory Cube Specification 1 0","article-title":"Hybrid Memory Cube Consortium","year":"2013","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540735"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0177"},{"key":"ref6","volume":"18","author":"baker","year":"2011","journal-title":"CMOS Circuit Design Layout and Simulation"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1177\/109434209100500306"},{"key":"ref8","article-title":"Cache locking controls in a multiprocessor","author":"chan","year":"1985","journal-title":"US Patent"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485943"},{"key":"ref49","article-title":"Cache locking device and methods thereof","author":"rahman","year":"2010","journal-title":"US Patent"},{"key":"ref9","article-title":"Introducing IBM Enterprise X-Architecture Technology","author":"chapman","year":"2001","journal-title":"IBM Corporation White Paper"},{"journal-title":"Maximizing Application Reliability and Availability with SPARC T5 Servers","year":"2013","key":"ref46"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488724"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155658"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781076"},{"journal-title":"Micron Technology Tech Rep TN-41-01","article-title":"Calculating Memory System Power for DDR 3","year":"2007","key":"ref42"},{"key":"ref41","doi-asserted-by":"crossref","first-page":"190","DOI":"10.1145\/1064978.1065034","article-title":"Pin: building customized program analysis tools with dynamic instrumentation","volume":"40","author":"luk","year":"2005","journal-title":"ACM SIGPLAN Notices"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485929"},{"journal-title":"Micron Corp","article-title":"Micron 2 Gb ×4, ×8, ×16, DDR3 SDRAM: MT41J512M4, MT41J256M4. and MT41J128M16","year":"2011","key":"ref43"}],"event":{"name":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2015,2,7]]},"location":"Burlingame, CA, USA","end":{"date-parts":[[2015,2,11]]}},"container-title":["2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7048058\/7056013\/07056053.pdf?arnumber=7056053","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,21]],"date-time":"2019-08-21T21:09:47Z","timestamp":1566421787000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7056053\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":63,"URL":"https:\/\/doi.org\/10.1109\/hpca.2015.7056053","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}