{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T18:08:48Z","timestamp":1730225328220,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/hpca.2015.7056055","type":"proceedings-article","created":{"date-parts":[[2015,3,10]],"date-time":"2015-03-10T22:13:51Z","timestamp":1426025631000},"page":"463-475","source":"Crossref","is-referenced-by-count":10,"title":["Correction prediction: Reducing error correction latency for on-chip memories"],"prefix":"10.1109","author":[{"given":"Henry","family":"Duwe","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xun","family":"Jian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rakesh","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815973"},{"key":"ref30","first-page":"312","article-title":"Cmos vlsi design: A circuits and systems perspective","author":"west","year":"2010"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669126"},{"journal-title":"Alpha 21264 Microprocessor Hardware Reference Manual","year":"0","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.36"},{"key":"ref15","first-page":"123","article-title":"System level analysis of fast, per-core dvfs using on-chip switching regulators","author":"kim","year":"2008","journal-title":"High Performance Computer Architecture 2008 HPCA 2008 IEEE 14th International Symposium on"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2100834"},{"key":"ref18","first-page":"1","article-title":"Dynamic voltage and frequency scaling: the laws of diminishing returns","author":"le sueur","year":"2010","journal-title":"Proceedings of the 2010 International Conference on Power Aware Computing and Systems Ser HotPower'10"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228567"},{"year":"0","key":"ref4","article-title":"Cortex-a7 technical reference manual, rev r0p5"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2006.354942"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749758"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-013-5386-8"},{"key":"ref29","article-title":"CACTI 5.1","volume":"20","author":"thoziyoor","year":"2008","journal-title":"HP Laboratories Palo Alto Tech Rep"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.50"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696325"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000118"},{"year":"0","key":"ref1","article-title":"International technology roadmap for semiconductors 2001 edition process integration, devices, and structures and emerging research devices"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000117"},{"key":"ref22","volume":"17","author":"naeimi","year":"2013","journal-title":"Intel Technology Journal"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454141"},{"key":"ref24","first-page":"440","article-title":"Padded cache: a new faulttolerance technique for cache memories","author":"shirvani","year":"1999","journal-title":"VLSI Test Symposium 1999 Proceedings 17th IEEE"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2013.6575314"},{"year":"0","key":"ref26","article-title":"Spec cpu 2006"},{"year":"0","key":"ref25","article-title":"Spec cpu 2000"}],"event":{"name":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2015,2,7]]},"location":"Burlingame, CA, USA","end":{"date-parts":[[2015,2,11]]}},"container-title":["2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7048058\/7056013\/07056055.pdf?arnumber=7056055","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T18:36:13Z","timestamp":1490380573000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7056055\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/hpca.2015.7056055","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}