{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T15:17:18Z","timestamp":1783610238861,"version":"3.55.0"},"reference-count":76,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/hpca.2015.7056057","type":"proceedings-article","created":{"date-parts":[[2015,3,10]],"date-time":"2015-03-10T18:13:51Z","timestamp":1426011231000},"page":"489-501","source":"Crossref","is-referenced-by-count":146,"title":["Adaptive-latency DRAM: Optimizing DRAM timing for the common-case"],"prefix":"10.1109","author":[{"given":"Donghyuk","family":"Lee","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yoongu","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gennady","family":"Pekhimenko","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Samira","family":"Khan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vivek","family":"Seshadri","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kevin","family":"Chang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref73","year":"2013","journal-title":"Virtex-6 FPGA Memory Interface Solutions"},{"key":"ref72","year":"2012","journal-title":"ML605 Hardware User Guide"},{"key":"ref71","year":"2011","journal-title":"Virtex-6 FPGA Integrated Block for PCI Express"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990274"},{"key":"ref76","article-title":"Thermal management of high power memory module for server platforms","author":"zhu","year":"2008","journal-title":"ITHERM"},{"key":"ref74","article-title":"A meta-stable leakage phenomenon in DRAM charge storage - Variable hold time","author":"yaney","year":"1987","journal-title":"IEDM"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1375457.1375496"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/40.946676"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2157741"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"ref32","article-title":"ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers","author":"kim","year":"2010","journal-title":"HPCA"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2023248"},{"key":"ref37","article-title":"Simultaneously Formed Storage Node Contact and Metal Contact Cell (SSMC) for 1Gb DRAM and Beyond","author":"lee","year":"1996","journal-title":"IEDM"},{"key":"ref36","article-title":"Tiered-latency DRAM: A low latency and low cost DRAM architecture","author":"lee","year":"2013","journal-title":"HPCA"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.687990"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370868"},{"key":"ref28","article-title":"Improving Cache Performance by Exploiting Read-Write Disparity","author":"khan","year":"2014","journal-title":"HPCA"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835972"},{"key":"ref27","author":"keeth","year":"2000","journal-title":"DRAM Circuit Design A Tutorial"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835956"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485955"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2591971.2592000"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2002.994601"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"ref2","year":"0","journal-title":"PARSEC Benchmarks"},{"key":"ref1","year":"0","journal-title":"Memcached"},{"key":"ref20","article-title":"Self-optimizing memory controllers: A reinforcement learning approach","author":"ipek","year":"2008","journal-title":"ISCA"},{"key":"ref22","year":"2012","journal-title":"DDR4 SDRAM Standard"},{"key":"ref21","year":"2012","journal-title":"Application Specific Memory for a Server Centric World"},{"key":"ref24","year":"2012"},{"key":"ref23","year":"2012","journal-title":"Low Power Double Data Rate 3 (LPDDR3)"},{"key":"ref26","article-title":"Co-architecting controllers and DRAM to enhance DRAM process scaling","author":"kang","year":"2014","journal-title":"The Memory Forum"},{"key":"ref25","year":"2012"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"ref59","year":"0","journal-title":"DRAM Data Sheet"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555801"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1992.307481"},{"key":"ref56","author":"razavi","year":"2000","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref55","year":"2010","journal-title":"DRAM Power Model"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370870"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370911"},{"key":"ref52","year":"2008","journal-title":"Extreme DDR3 Performance with SLI-Ready Memory"},{"key":"ref10","year":"2009","journal-title":"Dell PowerEdge R415 Spec Sheet"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2254756.2254778"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250701"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2254756.2254778"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.82"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.90072"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/16.678551"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/40.52944"},{"key":"ref17","year":"2012","journal-title":"Configuring and using DDR3 memory with HP ProLiant Gen8 Servers"},{"key":"ref18","article-title":"HPC Challenge","year":"0","journal-title":"GUPS"},{"key":"ref19","year":"2009","journal-title":"Intel Extreme Memory Profile (Intel XMP) DDR3 Technology"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2006.357915"},{"key":"ref3","year":"0","journal-title":"The Apache HTTP Server Project"},{"key":"ref6","year":"2013","journal-title":"BKDG for AMD Family 16h Models 00h-0Fh Processors"},{"key":"ref5","year":"0","journal-title":"AMD Opteron 4300 Series processors"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.7873\/DATE2014.186"},{"key":"ref49","article-title":"Memory Performance Attacks: Denial of Memory Service in Multi-core Systems","author":"moscibroda","year":"2007","journal-title":"Usenix Security"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1998582.1998590"},{"key":"ref46","year":"2005","journal-title":"Mobile DRAM Power-Saving Features and Power Calculations"},{"key":"ref45","year":"0","journal-title":"RLDRAM 2 and 3 Specifications"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609541"},{"key":"ref47","year":"2010","journal-title":"DDR3 SDRAM System-Power Calculator"},{"key":"ref42","article-title":"RAIDR: Retention-Aware Intelligent DRAM Refresh","author":"liu","year":"2012","journal-title":"ISCA"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"ref44","author":"mccalpin","year":"1991","journal-title":"STREAM Sustainable Memory Bandwidth in High Performance Computers Tech Rep"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749756"}],"event":{"name":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)","location":"Burlingame, CA, USA","start":{"date-parts":[[2015,2,7]]},"end":{"date-parts":[[2015,2,11]]}},"container-title":["2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7048058\/7056013\/07056057.pdf?arnumber=7056057","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T16:16:14Z","timestamp":1490372174000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7056057\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":76,"URL":"https:\/\/doi.org\/10.1109\/hpca.2015.7056057","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}