{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:34:29Z","timestamp":1772724869054,"version":"3.50.1"},"reference-count":50,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/hpca.2015.7056058","type":"proceedings-article","created":{"date-parts":[[2015,3,10]],"date-time":"2015-03-10T18:13:51Z","timestamp":1426011231000},"page":"502-513","source":"Crossref","is-referenced-by-count":37,"title":["CiDRA: A cache-inspired DRAM resilience architecture"],"prefix":"10.1109","author":[{"given":"Young Hoon","family":"Son","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sukhan","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O","family":"Seongil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanghyuk","family":"Kwon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jung Ho","family":"Ahn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"ref33","article-title":"CIDR: A Cache Inspired Area-Efficient DRAM Resilience Architecture against Permanent Faults","year":"0","journal-title":"IEEE Computer Architecture Letters preprint"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681832"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485929"},{"key":"ref30","article-title":"Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems","author":"mutlu","year":"2008","journal-title":"ISCA"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155658"},{"key":"ref35","author":"peterson","year":"1972","journal-title":"Error Correcting Codes"},{"key":"ref34","article-title":"Automatic Failure Analysis System for High Density DRAM","author":"oh","year":"1994","journal-title":"Proceedings of International Test Conference"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.21"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.75026"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609541"},{"key":"ref2","year":"0","journal-title":"JEDEC DDR4 SDRAM Standard"},{"key":"ref1","year":"0","journal-title":"JEDEC DDR3 Memory Buffer Standard"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"ref22","article-title":"A New Column Redundancy Scheme for Yield Improvement of High Speed DRAMs with Multiple Bit Pre-fetch Structure","author":"lee","year":"2001","journal-title":"VLSI"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378619"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2445572.2445577"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894356"},{"key":"ref25","article-title":"RAIDR: Retention-Aware Intelligent DRAM Refresh","author":"liu","year":"2012","journal-title":"ISCA"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736064"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.16301"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.13"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253244"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703348"},{"key":"ref14","author":"jacob","year":"2007","journal-title":"Memory Systems Cache DRAM Disk"},{"key":"ref15","article-title":"Method for Comparing the Address of a Memory Access with an Already Known Address of a Faulty Memory Cell","author":"kaiser","year":"2007","journal-title":"US Patent"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.62132"},{"key":"ref17","article-title":"Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling","author":"kang","year":"2014","journal-title":"The Memory Forum Workshop collocated at ISCA"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544426"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2173220"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000118"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557148"},{"key":"ref6","article-title":"A Distributed Look-up Architecture for Text Mining Applications using MapReduce","author":"balkir","year":"2011","journal-title":"SC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.50277"},{"key":"ref8","article-title":"Memory Error Detection and\/or Correction","author":"blankenship","year":"2012","journal-title":"US Patent"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2005.1559544"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2011.6088985"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"ref45","article-title":"A multigigabit DRAM Technology with 6F2 Open-Bitline Cell, Distributed Overdriven Sensing, and Stacked-Flash Fuse","volume":"36","author":"takahashi","year":"2001","journal-title":"JSSC"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"ref47","article-title":"LOT-ECC: Localized and Tiered Reliability Mechanisms for Commodity Memory Systems","author":"udipi","year":"2012","journal-title":"ISCA"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485955"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503257"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.13"}],"event":{"name":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)","location":"Burlingame, CA, USA","start":{"date-parts":[[2015,2,7]]},"end":{"date-parts":[[2015,2,11]]}},"container-title":["2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7048058\/7056013\/07056058.pdf?arnumber=7056058","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T16:19:07Z","timestamp":1490372347000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7056058\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":50,"URL":"https:\/\/doi.org\/10.1109\/hpca.2015.7056058","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}