{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:17:18Z","timestamp":1763468238438},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/hpca.2015.7056059","type":"proceedings-article","created":{"date-parts":[[2015,3,10]],"date-time":"2015-03-10T22:13:51Z","timestamp":1426025631000},"page":"514-525","source":"Crossref","is-referenced-by-count":22,"title":["Tag tables"],"prefix":"10.1109","author":[{"given":"Sean","family":"Franey","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mikko","family":"Lipasti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.2"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2004.40"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.32"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"journal-title":"CACTI 5 3","year":"2008","author":"thoziyoor","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/605426.605429"},{"journal-title":"Benchmarking Modern Multiprocessors","year":"2011","author":"bienia","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430560"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.10"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310765"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.45"},{"key":"ref1","article-title":"Design and evaluation of a subblock cache coherence protocol for bus-based multiprocessors","author":"anderson","year":"1994","journal-title":"Tech Rep UW CSE 94-05-02"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485957"}],"event":{"name":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2015,2,7]]},"location":"Burlingame, CA, USA","end":{"date-parts":[[2015,2,11]]}},"container-title":["2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7048058\/7056013\/07056059.pdf?arnumber=7056059","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T18:38:08Z","timestamp":1490380688000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7056059\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/hpca.2015.7056059","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}