{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T17:09:01Z","timestamp":1773248941853,"version":"3.50.1"},"reference-count":55,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/hpca.2015.7056064","type":"proceedings-article","created":{"date-parts":[[2015,3,10]],"date-time":"2015-03-10T22:13:51Z","timestamp":1426025631000},"page":"577-589","source":"Crossref","is-referenced-by-count":72,"title":["Quantifying sources of error in McPAT and potential impacts on architectural studies"],"prefix":"10.1109","author":[{"given":"Sam Likun","family":"Xi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hans","family":"Jacobson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pradip","family":"Bose","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gu-Yeon","family":"Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Brooks","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","article-title":"MARSSx86: A Full System Simulator for x86 CPUs","author":"patel","year":"2011","journal-title":"Design Automation Conference 2011 (DAC'11)"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910967"},{"key":"ref33","article-title":"Architectural Power Models for SRAM and CAM Structures Based on Hybrid Analytical\/Empirical Techniques","author":"liang","year":"2007","journal-title":"International Conference on Computer Aided Design"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2445572.2445577"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485964"},{"key":"ref37","article-title":"Validation of Turandot, a Fast Processor Model for Microarchitecture Exploration","author":"moudgill","year":"1999","journal-title":"Performance Computing and Communications Conference"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250700"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332644"},{"key":"ref34","article-title":"AMD K10 Microarchitecture","author":"malich","year":"0"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333722"},{"key":"ref27","article-title":"Automated microprocessor stressmark generation","author":"joshi","year":"2008","journal-title":"High Performance Computer Architecture"},{"key":"ref29","article-title":"Active Management of Timing Guard-band to Save Energy in POWER 7","author":"lefurgy","year":"2011","journal-title":"International Symposium on Microarchitecture"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555792"},{"key":"ref1","article-title":"Systematic Energy Characterization of CMP\/SMT Processor Systems via Automated Micro-Benchmarks","author":"bertran","year":"2011","journal-title":"International Symposium on Microarchitecture"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090651"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370820"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796439"},{"key":"ref24","volume":"3","year":"0","journal-title":"Intel 64 and IA-32 architectures software developer's manual"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183526"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749746"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310781"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593243"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853199"},{"key":"ref54","article-title":"HaPPY: Hyperthread-aware Power Profiling Dynamically","author":"zhai","year":"2014","journal-title":"Proceedings of the 2014 USENIX Conference"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434074"},{"key":"ref52","article-title":"The RISC-V Instruction Set Manual","volume":"i","author":"waterman","year":"2011","journal-title":"Base User-Level ISA"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/997163.997180"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364540"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250713"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1145\/1150019.1136493","article-title":"Techniques for Multicore Thermal Management","author":"donald","year":"2006","journal-title":"International Symposium on Computer Architecture"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.48"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2013.27"},{"key":"ref15","article-title":"Intel xeon x7560: Nehalem ex review","author":"gorbold","year":"0"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594332"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995694"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2541258"},{"key":"ref19","article-title":"Managing the Impact of Increasing Microprocessor Power Consumption","volume":"5","author":"gunther","year":"2001","journal-title":"Intel Technology Journal"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0653"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1054907.1054911"},{"key":"ref5","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref8","article-title":"Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulations","author":"carlson","year":"2011","journal-title":"International Conference for High Performance Computing Networking Storage and Analysis (SC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.65"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2147170"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000067"},{"key":"ref46","article-title":"Ultrasparc t2: A highly-treaded, power-efficient, sparc soc","author":"shah","year":"2007","journal-title":"Asian Solid-State Circuits Conference"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0641"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2127330"},{"key":"ref47","doi-asserted-by":"crossref","DOI":"10.1145\/2678373.2665689","article-title":"Aladdin: A PreRTL, Power-Performance Accelerator Simulator Enabling Large Design Space Exploration of Customized Architectures","author":"shao","year":"2014","journal-title":"International Symposium on Computer Architecture"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.20"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.35"},{"key":"ref44","article-title":"A Case for Thermal-Aware Floorplanning at the Microarchitectural Level","author":"sankaranarayanan","year":"2005","journal-title":"Journal of Instruction-Level Parallelism"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"}],"event":{"name":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)","location":"Burlingame, CA, USA","start":{"date-parts":[[2015,2,7]]},"end":{"date-parts":[[2015,2,11]]}},"container-title":["2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7048058\/7056013\/07056064.pdf?arnumber=7056064","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T07:03:59Z","timestamp":1498201439000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7056064\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":55,"URL":"https:\/\/doi.org\/10.1109\/hpca.2015.7056064","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}