{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T11:27:02Z","timestamp":1750505222333,"version":"3.28.0"},"reference-count":36,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/hpca.2015.7056065","type":"proceedings-article","created":{"date-parts":[[2015,3,10]],"date-time":"2015-03-10T18:13:51Z","timestamp":1426011231000},"page":"590-602","source":"Crossref","is-referenced-by-count":6,"title":["Studying the impact of multicore processor scaling on directory techniques via reuse distance analysis"],"prefix":"10.1109","author":[{"given":"Minshu","family":"Zhao","sequence":"first","affiliation":[]},{"given":"Donald","family":"Yeung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485965"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2427631.2427632"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.58"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref36","article-title":"Performance, Area and Bandwidth Implications on Large-Scale CMP Cache Design","author":"zhao","year":"2007","journal-title":"Proceedings of the 1st Workshop on Chip Multiprocessor Memory Systems and Interconnect"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669166"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540739"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.241"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000076"},{"key":"ref12","article-title":"A Composable Model for Analyzing Locality of Multi-threaded Programs","author":"ding","year":"2009","journal-title":"Technical Report MSR-TR-2009-107"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1944862.1944885"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749726"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-010-9321-5"},{"key":"ref16","article-title":"Reducing memory and traffic requirements for scalable directory-based cache coherence schemes","author":"gupta","year":"1990","journal-title":"Proceedings of the 1990 International Conference on Parallel Processing"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1145\/1105734.1105739","article-title":"Exploring the Cache Design Space for Large Scale CMPs","volume":"33","author":"hsu","year":"2005","journal-title":"ACM SIGARCH Computer Architecture News"},{"year":"2014","key":"ref18","article-title":"Intel Xeon Phi Product Family"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11970-5_15"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370891"},{"key":"ref4","first-page":"282","article-title":"Piranha: a scalable architecture based on single-chip multiprocessing","author":"barroso","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref27","article-title":"Multicore-Aware Reuse Distance Analysis","author":"schuff","year":"2009","journal-title":"Technical Report TR-ECE-09-08"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.39"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"article-title":"PHD: A Hierarchical Cache Coherent Protocol","year":"1993","author":"wallach","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2006.1620793"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-56891-3_27"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106995"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1988.5238"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1109\/IPPS.1999.760473","article-title":"Segment Directory Enhancing the Limited Directory Cache Coherence Schemes","author":"choi","year":"1999","journal-title":"Proceedings of the 13th International Symposium on Parallel Processing and the 10th Symposium on Parallel and Distributed Processing"},{"key":"ref1","article-title":"Tile Processor: Embedded Multicore for Networking and Multimedia","author":"agarwal","year":"2007","journal-title":"Proceedings of 19th Symposium on High Performance Chips"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854291"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1147\/sj.92.0078"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2006.302743"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1127577.1127586"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854286"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168950"}],"event":{"name":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2015,2,7]]},"location":"Burlingame, CA, USA","end":{"date-parts":[[2015,2,11]]}},"container-title":["2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7048058\/7056013\/07056065.pdf?arnumber=7056065","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,8]],"date-time":"2023-08-08T13:31:47Z","timestamp":1691501507000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7056065\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/hpca.2015.7056065","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}