{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T23:05:56Z","timestamp":1747868756807},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/hpca.2016.7446057","type":"proceedings-article","created":{"date-parts":[[2016,4,4]],"date-time":"2016-04-04T18:03:56Z","timestamp":1459793036000},"source":"Crossref","is-referenced-by-count":5,"title":["A low-power hybrid reconfigurable architecture for resistive random-access memories"],"prefix":"10.1109","author":[{"given":"Miguel Angel","family":"Lastras-Montano","sequence":"first","affiliation":[]},{"given":"Amirali","family":"Ghofrani","sequence":"additional","affiliation":[]},{"given":"Kwang-Ting","family":"Cheng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241619"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241618"},{"key":"ref31","article-title":"pagemap, from the userspace perspective","year":"0"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1064978.1065034"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1557\/mrs.2012.2"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/7\/075201"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651928"},{"key":"ref15","article-title":"Architecting Energy Efficient Crossbar-based Memristive Random Access Memories","author":"lastras-monta\u00f1o","year":"2015","journal-title":"ACM\/IEEE Internation Symposium on Nano-scale Architectures (NANOARCH‘15)"},{"key":"ref16","article-title":"The International Technology Roadmap for Semiconductors (ITRS)","year":"2013","journal-title":"System drivers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2717313"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2014.6881522"},{"key":"ref19","first-page":"447","article-title":"CMOL: Devices, circuits, and architectures","author":"likharev","year":"2005","journal-title":"Introducing Molecular Electronics"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2224634"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/22\/39\/395203"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3070"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2748"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1063\/1.4719198"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131647"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-008-4975-3"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/363095.363141"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.7873\/DATE.2015.0540","article-title":"HReRAM: A Hybrid Reconfigurable Resistive Random-Access Memory","author":"lastras-monta\u00f1o","year":"2015","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059067"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815981"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.240"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2015.7159710"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2006.885016"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160925"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/14\/2\/333"},{"key":"ref23","article-title":"Memristor-based memory: The sneak paths problem and solutions","author":"zidan","year":"2012","journal-title":"Microelectronics Journal"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555760"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0439"}],"event":{"name":"2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)","location":"Barcelona, Spain","start":{"date-parts":[[2016,3,12]]},"end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7440961\/7446041\/7446057.pdf?arnumber=7446057","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T06:05:39Z","timestamp":1498284339000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7446057\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/hpca.2016.7446057","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}