{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:45:13Z","timestamp":1772725513448,"version":"3.50.1"},"reference-count":57,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/hpca.2016.7446067","type":"proceedings-article","created":{"date-parts":[[2016,4,4]],"date-time":"2016-04-04T22:03:56Z","timestamp":1459807436000},"page":"225-236","source":"Crossref","is-referenced-by-count":32,"title":["Modeling cache performance beyond LRU"],"prefix":"10.1109","author":[{"given":"Nathan","family":"Beckmann","sequence":"first","affiliation":[]},{"given":"Daniel","family":"Sanchez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","article-title":"Partitioned cache architecture as a side-channel defence mechanism","author":"page","year":"2005","journal-title":"IACR Cryptology ePrint Archive"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872363"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749731"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434033"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10015"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169030"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1531793.1531806"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1147\/sj.92.0078"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155650"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237037"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1787275.1787316"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601909"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.24"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/63404.63407"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.17"},{"key":"ref22","article-title":"Power management of the third generation Intel Core micro architecture formerly codenamed Ivy Bridge","author":"jahagirdar","year":"2012","journal-title":"Hot Chips"},{"key":"ref21","article-title":"FIESTA: A sample-balanced multi-program workload methodology","author":"hilton","year":"2009","journal-title":"Proc MoBS"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.amc.2007.03.068"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541944"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950411"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654066"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006213"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024415"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/2465351.2465388"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485965"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155671"},{"key":"ref53","article-title":"Intel Ivy Bridge cache replacement policy","author":"wong","year":"2013"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508259"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/800105.803400"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337523"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540734"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485949"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2818374"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451125"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781159"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.43"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2010.5452069"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"ref19","author":"grinstead","year":"1998","journal-title":"Introduction to Probability"},{"key":"ref4","article-title":"A cache model for modern processsors","author":"beckmann","year":"2015","journal-title":"MIT Tech Rep MIT-CSAIL-TR-2015-011"},{"key":"ref3","article-title":"Jigsaw: Scalable software-defined caches","author":"beckmann","year":"2013","journal-title":"PACT-22"},{"key":"ref6","article-title":"Cache calculus: Modeling caches through differential equations","author":"beckmann","year":"2016","journal-title":"Computer Architecture Letters"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056022"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1147\/sj.52.0078"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056061"},{"key":"ref49","article-title":"UltraSPARC T2: A highly-treaded, power-efficient, SPARC SOC","author":"shah","year":"2007","journal-title":"ISSCC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2004.1291352"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000073"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165152"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2465529.2465756"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.20"},{"key":"ref43","article-title":"Douglas faires, numerical analysis","author":"richard","year":"1988"}],"event":{"name":"2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)","location":"Barcelona, Spain","start":{"date-parts":[[2016,3,12]]},"end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7440961\/7446041\/7446067.pdf?arnumber=7446067","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,30]],"date-time":"2016-09-30T01:20:12Z","timestamp":1475198412000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7446067\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":57,"URL":"https:\/\/doi.org\/10.1109\/hpca.2016.7446067","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}