{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T14:03:25Z","timestamp":1766066605062},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/hpca.2016.7446068","type":"proceedings-article","created":{"date-parts":[[2016,4,4]],"date-time":"2016-04-04T18:03:56Z","timestamp":1459793036000},"page":"237-248","source":"Crossref","is-referenced-by-count":36,"title":["Efficient footprint caching for Tagless DRAM Caches"],"prefix":"10.1109","author":[{"given":"Hakbeom","family":"Jang","sequence":"first","affiliation":[]},{"given":"Yongjun","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Jongwon","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Youngsok","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Jangwoo","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Jinkyu","family":"Jeong","sequence":"additional","affiliation":[]},{"given":"Jae W.","family":"Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.56"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750387"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628089"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.31"},{"key":"ref35","article-title":"CAMEO:A Two-Level Memory Organization with Capacity of Main Memory and Flexibility of Hardware-Managed Cache","author":"chou","year":"2014","journal-title":"Proceedings of International Symposium on Microarchitecture (MICRO)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056027"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485957"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416642"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669139"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601880"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.1145\/2872887.2750383","article-title":"A Fully Associative, Tagless DRAM Cache","author":"lee","year":"2015","journal-title":"Proceedings of Annual International Symposium on Computer Architecture (ISCA)"},{"year":"0","key":"ref16","article-title":"CloudSuite benchmark 2.0"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.44"},{"year":"0","key":"ref18","article-title":"SAP HANA In-Memory Platform"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1101\/gr.131383.111"},{"key":"ref28","doi-asserted-by":"crossref","DOI":"10.1145\/2540708.2540714","article-title":"Tle: A tag-less cache for reducing dynamic first level cache energy","author":"sembrant","year":"2013","journal-title":"Proceedings of the Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"},{"article-title":"Intel unveils 72-core x86 Knights Landing CPU for exascale supercomputing","year":"0","author":"anthony","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.36"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479155"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665694"},{"article-title":"AMD Working With Hynix For Development of High-Bandwidth 3D Stacked Memory","year":"0","author":"mujtaba","key":"ref5"},{"article-title":"Xilinx SSI Technology: Concept to Silicon Development Overview","year":"0","author":"lakka","key":"ref8"},{"year":"0","key":"ref7","article-title":"Nvidia to stack up DRAM on future ‘Volta’ GPUs"},{"key":"ref2","article-title":"Hybrid Memory Cube (HMC)","author":"pawlowski","year":"2011","journal-title":"Hot Chips 23"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750379"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.91"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557148"},{"key":"ref24","article-title":"CACTI-3DD: Architecture-level Modeling for 3D Die-stacked DRAM Main Memory","author":"chen","year":"2012","journal-title":"Proc Design Automation & Test in Europe Conference & Exhibition (DATE)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"article-title":"Qemu open source processor emulator","year":"2007","author":"bellard","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/605432.605403"}],"event":{"name":"2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2016,3,12]]},"location":"Barcelona, Spain","end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7440961\/7446041\/7446068.pdf?arnumber=7446068","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,6]],"date-time":"2019-09-06T03:33:42Z","timestamp":1567740822000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7446068\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/hpca.2016.7446068","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}