{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T06:06:05Z","timestamp":1747893965183,"version":"3.28.0"},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/hpca.2016.7446070","type":"proceedings-article","created":{"date-parts":[[2016,4,4]],"date-time":"2016-04-04T18:03:56Z","timestamp":1459793036000},"page":"261-273","source":"Crossref","is-referenced-by-count":17,"title":["LASER: Light, Accurate Sharing dEtection and Repair"],"prefix":"10.1109","author":[{"given":"Liang","family":"Luo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akshitha","family":"Sriraman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brooke","family":"Fugate","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shiliang","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gilles","family":"Pokam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chris J.","family":"Newburn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joseph","family":"Devietti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","first-page":"24","article-title":"The splash-2 programs: Characterization and methodological considerations","author":"cameron woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.2200\/S00346ED1V01Y201104CAC016"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237045"},{"article-title":"Analysis of cache misses using SIMICS","year":"2007","author":"schindewolf","key":"ref30"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1952682.1952688"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1869459.1869473"},{"key":"ref10","first-page":"10","article-title":"Pitfalls of accurately benchmarking thermally adaptive chips","volume":"5","author":"laurel","year":"0","journal-title":"Power (W)"},{"journal-title":"Stephane Eranian Re [Perfctr-devel] Re quick overview of the perfmon2 interface","year":"2005","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1106020"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000084"},{"key":"ref14","first-page":"26","article-title":"Assessing cache false sharing effects by dynamic binary instrumentation","author":"stephan","year":"2009","journal-title":"Proceedings of the Workshop on Binary Instrumentation and Applications - WBIA '09"},{"volume":"3b","journal-title":"Intel 64 and IA-32 architectures software developer's manual","year":"2014","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503269"},{"key":"ref17","article-title":"False sharing analysis for multithreaded programs","volume":"7","author":"liu","year":"2009"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2048066.2048070"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2555243.2555244"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346181"},{"key":"ref4","first-page":"1","article-title":"An analysis of linux scalability to many cores","author":"boyd-wickizer","year":"2010","journal-title":"Proceedings of the 9th USENIX Conference on Operating Systems Design and Implementation OSDI'10"},{"key":"ref27","first-page":"141","article-title":"Whose cache line is it anyway?: Operating system support for live detection and repair of false sharing","author":"mihir","year":"2013","journal-title":"Proceedings of the 8th ACM European Conference on Computer Systems - EuroSys '13"},{"journal-title":"Boost Lockfree 1 58 0","year":"2015","author":"blechmann","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150998"},{"journal-title":"MySQL team increases scalability by >50% for Sysbench OLTP RO in MySQL 5 6 labs release april 2012","year":"2012","author":"ronstrom","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1273463.1273490"},{"journal-title":"Intel VTune Amplifier 2015","year":"2015","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2465351.2465373"},{"key":"ref2","first-page":"aai3445564","article-title":"Benchmarking Modern Multiprocessors","author":"bienia","year":"2011"},{"journal-title":"Preliminary BIOS and Kernel Developer's Guide (BKDG) for AMD Family 16h Models OOh-OFh (Kabini) Processors","year":"2013","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/71.80120"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2555243.2555252"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669181"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168864"},{"key":"ref24","first-page":"17","article-title":"Subtleties of transactional memory atomicity semantics","volume":"5","author":"martin","year":"2006","journal-title":"IEEE Comput Archit Lett"},{"key":"ref23","first-page":"190","article-title":"Pin: Building customized program analysis tools with dynamic instrumentation","author":"chi-keung","year":"2005","journal-title":"Proceedings of the 2005 ACM SIGPLAN Conference on Programming Language Design and Implementation PLDI ‘05"},{"journal-title":"memcc false sharing in boost detail spinlock_pool?","year":"2012","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337173"}],"event":{"name":"2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2016,3,12]]},"location":"Barcelona, Spain","end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7440961\/7446041\/7446070.pdf?arnumber=7446070","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T21:20:13Z","timestamp":1475184013000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7446070\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/hpca.2016.7446070","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}