{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:34:29Z","timestamp":1772724869095,"version":"3.50.1"},"reference-count":44,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/hpca.2016.7446080","type":"proceedings-article","created":{"date-parts":[[2016,4,4]],"date-time":"2016-04-04T22:03:56Z","timestamp":1459807436000},"page":"382-393","source":"Crossref","is-referenced-by-count":14,"title":["Lattice priority scheduling: Low-overhead timing-channel protection for a shared memory controller"],"prefix":"10.1109","author":[{"given":"Andrew","family":"Ferraiuolo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yao","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Danfeng","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew C.","family":"Myers","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G. Edward","family":"Suh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","article-title":"Making Information Flow Explicit in HiStar","author":"zeldovich","year":"2006","journal-title":"Proceedings of the Symposium on Operating Systems Design and Implementation"},{"key":"ref38","article-title":"FLUSH+RELOAD: A High Resolution, Low Noise, L3 Cache Side-channel Attack","author":"yarom","year":"2014","journal-title":"Proceedings of the USENIX Security Symposium"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508258"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000087"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669174"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151022"},{"key":"ref37","article-title":"Whispers in the Hyper-space: High-speed Covert Channel Attacks in the Cloud","author":"wu","year":"2012","journal-title":"Proceedings of the USENIX Security Symposium"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ACSAC.2006.20"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.24"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835934"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.42"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2046707.2046772"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/360051.360056"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835932"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1499586.1499625"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/RISP.1992.213271"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056069"},{"key":"ref16","year":"0","journal-title":"Intel Corporation"},{"key":"ref17","article-title":"Intel Corporation","year":"2014","journal-title":"Software Guard Extensions Programming Reference"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2015.7095786"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155652"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref4","article-title":"Cache Based Remote Timing Attack on the AES","author":"aciicmez","year":"2007","journal-title":"Proc Cryptographers' Track RSA Conf Topics Cryptology"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1653662.1653687"},{"key":"ref3","article-title":"Predicting Secret Keys via Branch Prediction","author":"acii\u00e7mez","year":"2007","journal-title":"Proc Cryptographers' Track RSA Conf Topics Cryptology"},{"key":"ref6","article-title":"Shielding Applications from an Untrusted Cloud with Haven","author":"baumann","year":"2014","journal-title":"Proceedings of Operating System Design and Implementation"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830795"},{"key":"ref5","article-title":"Language-Based Information-Flow Security","author":"andrei sablefield","year":"2003","journal-title":"Journal on Selected Areas in Communications"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref7","article-title":"Cache-Timing Attacks on AEs. Tech","author":"bernstein","year":"2005","journal-title":"Report"},{"key":"ref2","article-title":"On the Power of Simple Branch Prediction Analysis","author":"acii\u00e7mez","year":"2007","journal-title":"Proceedings of the Symposium on Information computer and Communications Security"},{"key":"ref9","article-title":"SecureBlue++: CPU Support for Secure Execution","author":"boivie","year":"2012","journal-title":"Technical Report"},{"key":"ref1","article-title":"New Results on Instruction Cache Attacks","author":"acii\u00e7mez","year":"2010","journal-title":"Proc Cryptograph Hardware Embedded Syst Conf"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1456508.1456514"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993512"},{"key":"ref21","article-title":"Secure Computer Systems: A Mathematical Model","author":"lapadula","year":"1996"},{"key":"ref42","doi-asserted-by":"crossref","DOI":"10.1145\/2694344.2694372","article-title":"A Hardware Design Language for Timing-Sensitive Information-Flow Security","author":"zhang","year":"2015","journal-title":"Proc Int Conf Architectural Support for Programming Languages and Operating Systems"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837337"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2254064.2254078"},{"key":"ref23","article-title":"Last-Level Cache Side-Channel Attacks are Practical","author":"liu","year":"2015","journal-title":"Proceedings of the Symposium on Security and Privacy"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2382196.2382230"},{"key":"ref26","article-title":"Cache Missing for Fun and Profit","author":"percival","year":"2005","journal-title":"BSDCan"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750422"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024782"}],"event":{"name":"2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)","location":"Barcelona, Spain","start":{"date-parts":[[2016,3,12]]},"end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7440961\/7446041\/7446080.pdf?arnumber=7446080","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,17]],"date-time":"2022-06-17T01:49:34Z","timestamp":1655430574000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7446080\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":44,"URL":"https:\/\/doi.org\/10.1109\/hpca.2016.7446080","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}