{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T14:27:25Z","timestamp":1784212045090,"version":"3.55.0"},"reference-count":46,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/hpca.2016.7446082","type":"proceedings-article","created":{"date-parts":[[2016,4,4]],"date-time":"2016-04-04T18:03:56Z","timestamp":1459793036000},"page":"406-418","source":"Crossref","is-referenced-by-count":254,"title":["CATalyst: Defeating last-level cache side channel attacks in cloud computing"],"prefix":"10.1109","author":[{"given":"Fangfei","family":"Liu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qian","family":"Ge","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuval","family":"Yarom","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Frank","family":"Mckeen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Carlos","family":"Rozas","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gernot","family":"Heiser","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ruby B.","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1060289.1060307"},{"key":"ref38","article-title":"Scheduler-based defenses against cross-VM side-channels","author":"varadarajan","year":"2014","journal-title":"USENIX Security Symposium"},{"key":"ref33","first-page":"280","article-title":"Partitioned cache architecture as a side-channel defence mechanism","author":"page","year":"2005","journal-title":"IACR Cryptology ePrint Archive"},{"key":"ref32","article-title":"Cache attacks and countermeasures: the case of AES","author":"osvik","year":"2005"},{"key":"ref31","year":"2002","journal-title":"Security requirements for cryptographic modules"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-26362-5_3"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16715-2_1"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/DSNW.2011.5958812"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224419"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1653662.1653687"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2660267.2660294"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250723"},{"key":"ref11","article-title":"Non-monopolizable caches: Low-complexity mitigation of cache side channel attacks","volume":"8","author":"domnister","year":"2012","journal-title":"Transactions on Architecture and Code Optimization (TACO)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-39568-7_2"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150982"},{"key":"ref14","article-title":"On the prevention of cache-based side-channel attacks in a cloud environment","author":"godfrey","year":"2013"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1006\/jagm.1997.0913"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-014-0090-x"},{"key":"ref17","article-title":"SPEC CPU2006 benchmark descriptions","volume":"34","author":"henning","year":"2006","journal-title":"Comp Arch News"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.23"},{"key":"ref19","year":"2012","journal-title":"Intel Corporation Intel 64 and IA-32 Architectures Optimization Reference Manual"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44709-3_5"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/RTTAS.1997.601360"},{"key":"ref3","article-title":"New low cost EC2 instances with burstable performance","author":"barr","year":"2014"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33481-8_9"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"ref5","article-title":"Cache-timing attacks on AES","author":"bernstein","year":"2005"},{"key":"ref8","article-title":"Benchmarking modern multiprocessors","author":"bienia","year":"2011"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/195470.195527"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/945461.945462"},{"key":"ref9","first-page":"400","article-title":"Addition chain heuristics","author":"bos","year":"1989","journal-title":"Proc Int Cryptology Conf (CRYPTO)"},{"key":"ref1","article-title":"Amplifying side channels through performance degradation","author":"allan","year":"2015","journal-title":"IACR Cryptology ePrint Archive Report"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/2382196.2382230"},{"key":"ref20","year":"2013","journal-title":"Intel 64 and IA-32 architectures software developer's manual"},{"key":"ref45","first-page":"313","article-title":"Homealone: Co-residency detection in the cloud via side-channel analysis","author":"zhang","year":"2011","journal-title":"IEEE symposium on security and privacy (S&P)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.42"},{"key":"ref21","year":"2015","journal-title":"Improving Real-Time Performance by Utilizing Cache Allocation Technology"},{"key":"ref42","first-page":"719","article-title":"FLUSH+RELOAD: a high resolution, low noise, L3 cache side-channel attack","author":"yarom","year":"2014","journal-title":"USENIX Security Symposium"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/138873.138876"},{"key":"ref41","first-page":"83","article-title":"A novel cache architecture with enhanced performance and security","author":"wang","year":"2008","journal-title":"IEEE\/ACM International Symposium on Microarchitecture (MICRO)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2015.56"},{"key":"ref44","first-page":"827","article-title":"Düppel: Retrofitting commodity operating systems to mitigate cache side channels in the cloud","author":"zhang","year":"2013","journal-title":"ACM Conference on Computer and Communications Security (CCS)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798277"},{"key":"ref43","article-title":"Mapping the Intel last-level cache","author":"yarom","year":"2015","journal-title":"IACR Cryptology ePrint Archive Report"},{"key":"ref25","first-page":"189","article-title":"STEALTHMEM: system-level protection against cache-based side channel attacks in the cloud","author":"kim","year":"2012","journal-title":"USENIX Security Symposium"}],"event":{"name":"2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)","location":"Barcelona, Spain","start":{"date-parts":[[2016,3,12]]},"end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7440961\/7446041\/7446082.pdf?arnumber=7446082","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T21:20:19Z","timestamp":1475184019000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7446082\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":46,"URL":"https:\/\/doi.org\/10.1109\/hpca.2016.7446082","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}