{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,4]],"date-time":"2025-05-04T02:06:50Z","timestamp":1746324410370},"reference-count":40,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/hpca.2016.7446088","type":"proceedings-article","created":{"date-parts":[[2016,4,4]],"date-time":"2016-04-04T18:03:56Z","timestamp":1459793036000},"page":"481-493","source":"Crossref","is-referenced-by-count":12,"title":["DUANG: Fast and lightweight page migration in asymmetric memory systems"],"prefix":"10.1109","author":[{"given":"Hao","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jie","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sharmila","family":"Shridhar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gieseo","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Myoungsoo","family":"Jung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722206"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168944"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237036"},{"journal-title":"Memory Systems Cache DRAM Disk","year":"2010","author":"jacob","key":"ref30"},{"year":"0","key":"ref37","article-title":"AMD A10-Series A10–6800K - AD680KWOA44HL \/ AD680KWOHLBOX"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370873"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555792"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15672-4_28"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370869"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815981"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169027"},{"key":"ref16","article-title":"Bit-line biasing technique for phase-change memories","author":"bedeschi","year":"2004","journal-title":"ICSES9"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006439"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418973"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724687"},{"journal-title":"Micron Technology Rev B 12\/12 EN","article-title":"Product brief: LPDDR2-PCM and mobile LPDDR2 121-Ball MCP","year":"2012","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.2200\/S00381ED1V01Y201109CAC018"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/40.52944"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485955"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"ref5","article-title":"Fully integrated 54nm STT-RAM with the smallest bit cell dimension for high density memory application","author":"chung","year":"2010","journal-title":"IEDM"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485960"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"ref1","article-title":"Tiered-latency DRAM: A low latency and low cost DRAM architecture","author":"lee","year":"2013","journal-title":"HPCA"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056027"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854314"},{"key":"ref21","doi-asserted-by":"crossref","DOI":"10.1145\/2694344.2694381","article-title":"Page placement strategies for GPUs within heterogeneous memory systems","author":"agarwal","year":"2015","journal-title":"ASPLOS"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378661"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337163"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416642"}],"event":{"name":"2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2016,3,12]]},"location":"Barcelona, Spain","end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7440961\/7446041\/7446088.pdf?arnumber=7446088","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,16]],"date-time":"2022-06-16T21:48:51Z","timestamp":1655416131000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7446088\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":40,"URL":"https:\/\/doi.org\/10.1109\/hpca.2016.7446088","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}